SN65LVCP1414RLJR
Active14.2-GBPS QUAD CHANNEL, DUAL MODE LINEAR EQUALIZER
Deep-Dive with AI
Search across all available documentation for this part.
SN65LVCP1414RLJR
Active14.2-GBPS QUAD CHANNEL, DUAL MODE LINEAR EQUALIZER
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | SN65LVCP1414RLJR |
|---|---|
| Data Rate (Max) | 14.2 Gbps |
| Delay Time | 65 ps |
| Input | CML |
| Mounting Type | Surface Mount |
| Number of Channels | 4 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output | CML |
| Package / Case | 38-WFQFN Exposed Pad |
| Signal Conditioning | Output Pre-Emphasis, Input Equalization |
| Type | ReDriver, Buffer |
| Voltage - Supply [Max] | 3.465 V |
| Voltage - Supply [Min] | 2.375 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tape & Reel (TR) | 3000 | $ 11.38 | |
| Texas Instruments | LARGE T&R | 1 | $ 14.61 | |
| 100 | $ 12.76 | |||
| 250 | $ 9.84 | |||
| 1000 | $ 8.80 | |||
Description
General part information
SN65LVCP1414 Series
The SN65LVCP1414 is an asynchronous, protocol-agnostic, low latency, four-channel linear equalizer optimized for use up to 14.2Gbps and compensates for losses in backplane or active cable applications. The architecture of the SN65LVCP1414 is designed to work with an ASIC or FPGA with digital equalization employing Decision Feedback Equalizers (DFE). The SN65LVCP1414 linear equalizer preserves the shape of the transmitted signal ensuring optimum DFE performance. The SN65LVCP1414 provides a low power solution while at the same time extending the effectiveness of DFE.
The SN65LVCP1414 is configurable via I2C or GPIO interface. Using the I2C interface of the SN65LVCP1414 enables the user to control independently the Equalization, Path Gain, and Output Dynamic Range for each individual channel. In GPIO mode, Equalization, Path Gain, and Output Dynamic Range can be set for all channels using the GPIO Input pins.
The SN65LVCP1414 outputs can be disabled independently via I2C.
Documents
Technical documentation and resources
