Integrated Circuits (ICs)

CD74FCT374M96

Obsolete

Texas Instruments

IC FF D-TYPE SNGL 8BIT 20SOIC

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet

Integrated Circuits (ICs)

CD74FCT374M96

Obsolete

Texas Instruments

IC FF D-TYPE SNGL 8BIT 20SOIC

Deep-Dive with AI

DocumentsDatasheet

Specifications Series Pricing Description Documents

Technical Specifications

Parameters and characteristics for this part

Specification	CD74FCT374M96

Clock Frequency	70 MHz
Current - Output High, Low [custom]	15 mA
Current - Output High, Low [custom]	48 mA
Current - Quiescent (Iq)	8 ÁA
Function	Standard
Input Capacitance	10 pF
Max Propagation Delay @ V, Max CL	6.6 ns
Mounting Type	Surface Mount
Number of Bits per Element	8
Number of Elements	1
Operating Temperature [Max]	70 °C
Operating Temperature [Min]	0 °C
Output Type	Tri-State, Non-Inverted
Package / Case	20-SOIC
Package / Case [y]	0.295 in
Package / Case [y]	7.5 mm
Supplier Device Package	20-SOIC
Trigger Type	Positive Edge
Type	D-Type
Voltage - Supply [Max]	5.25 V
Voltage - Supply [Min]	4.75 V

CY74FCT374T Series

BiCMOS FCT Interface Logic Octal D-Type Flip-Flops with 3-State Outputs

Part	Current - Output High, Low [custom]	Current - Output High, Low [custom]	Max Propagation Delay @ V, Max CL	Current - Quiescent (Iq)	Number of Elements	Package / Case	Package / Case [y]	Package / Case [y]	Supplier Device Package	Trigger Type	Mounting Type	Type	Output Type	Number of Bits per Element	Clock Frequency	Function	Voltage - Supply [Min]	Voltage - Supply [Max]	Input Capacitance	Operating Temperature [Max]	Operating Temperature [Min]	Package / Case [custom]	Package / Case [custom]	Package / Case	Package / Case
Texas Instruments CY74FCT374CTSOCTG4	64 mA	32 mA	5.2 ns	200 µA	1	20-SOIC	0.295 in	7.5 mm	20-SOIC	Positive Edge	Surface Mount	D-Type	Non-Inverted Tri-State	8	250 MHz	Standard	4.75 V	5.25 V	5 pF	85 °C	-40 °C
Texas Instruments CY74FCT374ATSOC	64 mA	32 mA	6.5 ns	200 µA	1	20-SOIC	0.295 in	7.5 mm	20-SOIC	Positive Edge	Surface Mount	D-Type	Non-Inverted Tri-State	8		Standard	4.75 V	5.25 V	5 pF	85 °C	-40 °C
Texas Instruments CY74FCT374CTQC
Texas Instruments CY74FCT374TSOCT	64 mA	32 mA	10 ns	200 µA	1	20-SOIC	0.295 in	7.5 mm	20-SOIC	Positive Edge	Surface Mount	D-Type	Non-Inverted Tri-State	8	250 MHz	Standard	4.75 V	5.25 V	5 pF	85 °C	-40 °C
Texas Instruments CD74FCT374M96	48 mA	15 mA	6.6 ns	8 ÁA	1	20-SOIC	0.295 in	7.5 mm	20-SOIC	Positive Edge	Surface Mount	D-Type	Non-Inverted Tri-State	8	70 MHz	Standard	4.75 V	5.25 V	10 pF	70 °C	0 °C
Texas Instruments CY74FCT374ATQCT	64 mA	32 mA	6.2 ns	200 µA	1	20-SSOP			20-SSOP	Positive Edge	Surface Mount	D-Type	Non-Inverted Tri-State	8		Standard	4.75 V	5.25 V	5 pF	85 °C	-40 °C	0.154 in	3.9 mm
Texas Instruments CY74FCT374CTSOCTE4	64 mA	32 mA	5.2 ns	200 µA	1	20-SOIC	0.295 in	7.5 mm	20-SOIC	Positive Edge	Surface Mount	D-Type	Non-Inverted Tri-State	8	250 MHz	Standard	4.75 V	5.25 V	5 pF	85 °C	-40 °C
Texas Instruments CY74FCT374ATPC	64 mA	32 mA	6.5 ns	200 µA	1	20-DIP			20-PDIP	Positive Edge	Through Hole	D-Type	Non-Inverted Tri-State	8		Standard	4.75 V	5.25 V	5 pF	85 °C	-40 °C			7.62 mm	0.3 in
Texas Instruments CY74FCT374TQCT	64 mA	32 mA	10 ns	200 µA	1	20-SSOP			20-SSOP	Positive Edge	Surface Mount	D-Type	Non-Inverted Tri-State	8		Standard	4.75 V	5.25 V	5 pF	85 °C	-40 °C	0.154 in	3.9 mm
Texas Instruments CD74FCT374M	48 mA	15 mA	6.6 ns	8 ÁA	1	20-SOIC	0.295 in	7.5 mm	20-SOIC	Positive Edge	Surface Mount	D-Type	Non-Inverted Tri-State	8	70 MHz	Standard	4.75 V	5.25 V	10 pF	70 °C	0 °C

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Description

General part information

CY74FCT374T Series

The CD74FCT374 is an octal, edge-triggered, D-type flip-flop that uses a small-geometry BiCMOS technology and features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The output stage is a combination of bipolar and CMOS transistors that limits the output high level to two diode drops below VCC. This resultant lowering of output swing (0 V to 3.7 V) reduces power-bus ringing [a source of electromagnetic interference (EMI)] and minimizes VCCbounce and ground bounce and their effects during simultaneous output switching. The output configuration also enhances switching speed and is capable of sinking 48 mA.

The eight flip-flops enter data into their registers on the low-to-high transition of the clock (CLK). The output-enable (OE\) input controls the 3-state outputs and is independent of the register operation. When OE\ is high, the outputs are in the high-impedance state.

Documents

Technical documentation and resources