Zenode.ai Logo
Beta
SOP (NS)
Integrated Circuits (ICs)

SN74ALS534ANSR

Active
Texas Instruments

OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

Deep-Dive with AI

Search across all available documentation for this part.

SOP (NS)
Integrated Circuits (ICs)

SN74ALS534ANSR

Active
Texas Instruments

OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74ALS534ANSR
Clock Frequency35 MHz
Current - Output High, Low [custom]24 mA
Current - Output High, Low [custom]2.6 mA
Current - Quiescent (Iq)19 mA
FunctionStandard
Max Propagation Delay @ V, Max CL16 ns
Mounting TypeSurface Mount
Number of Bits per Element8
Number of Elements1
Operating Temperature [Max]70 °C
Operating Temperature [Min]0 °C
Output TypeTri-State, Inverted
Package / Case20-SOIC
Package / Case0.209 "
Package / Case5.3 mm
Supplier Device Package20-SO
Trigger TypePositive Edge
TypeD-Type
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 4.97
Digi-Reel® 1$ 4.97
Tape & Reel (TR) 2000$ 2.49
Texas InstrumentsLARGE T&R 1$ 4.31
100$ 3.78
250$ 2.65
1000$ 2.13

Description

General part information

SN74ALS534A Series

These octal D-type edge-triggered flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q\ outputs are set to the complement of the logic states set up at the data (D) inputs. The 'ALS534A and SN74AS534 have inverted outputs, but otherwise are functionally equivalent to the 'ALS374A and SN74AS374.

A buffered output-enable () input places the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.