SN74AUP1G126YZPR
ActiveSINGLE 0.8-V TO 3.6-V LOW POWER BUFFER WITH 3-STATE OUTPUTS
Deep-Dive with AI
Search across all available documentation for this part.
SN74AUP1G126YZPR
ActiveSINGLE 0.8-V TO 3.6-V LOW POWER BUFFER WITH 3-STATE OUTPUTS
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74AUP1G126YZPR |
|---|---|
| Current - Output High, Low [custom] | 4 mA |
| Current - Output High, Low [custom] | 4 mA |
| Logic Type | Buffer, Non-Inverting |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 1 |
| Number of Elements | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output Type | 3-State |
| Package / Case | DSBGA, 5-XFBGA |
| Supplier Device Package | 5-DSBGA |
| Supplier Device Package [x] | 1.4 |
| Supplier Device Package [y] | 0.9 |
| Voltage - Supply [Max] | 3.6 V |
| Voltage - Supply [Min] | 0.8 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 0.60 | |
| 10 | $ 0.53 | |||
| 25 | $ 0.49 | |||
| 100 | $ 0.40 | |||
| 250 | $ 0.38 | |||
| 500 | $ 0.32 | |||
| 1000 | $ 0.26 | |||
| Digi-Reel® | 1 | $ 0.60 | ||
| 10 | $ 0.53 | |||
| 25 | $ 0.49 | |||
| 100 | $ 0.40 | |||
| 250 | $ 0.38 | |||
| 500 | $ 0.32 | |||
| 1000 | $ 0.26 | |||
| Tape & Reel (TR) | 3000 | $ 0.20 | ||
| Texas Instruments | LARGE T&R | 1 | $ 0.45 | |
| 100 | $ 0.31 | |||
| 250 | $ 0.24 | |||
| 1000 | $ 0.16 | |||
Description
General part information
SN74AUP1G126 Series
The AUP family is TI’s premier solution to the industry’s low-power needs in battery-powered portable applications. This family assures a very low static and dynamic power consumption across the entire VCCrange of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity (seeAUP – The Lowest-Power FamilyandExcellent Signal Integrity).
This bus buffer gate is a single line driver with a 3-state output. The output is disabled when the output-enable (OE) input is low. This device has the input-disable feature, which allows floating input signals.
To assure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.
Documents
Technical documentation and resources
