Zenode.ai Logo
Beta
56-TSSOP
Integrated Circuits (ICs)

SN74ALVCH16601DGGR

Active
Texas Instruments

18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

56-TSSOP
Integrated Circuits (ICs)

SN74ALVCH16601DGGR

Active
Texas Instruments

18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74ALVCH16601DGGR
Current - Output High, Low24 mA
Mounting TypeSurface Mount
Number of Circuits18 Bit
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case6.1 mm
Package / Case0.24 in
Package / Case56-TFSOP
Supplier Device Package56-TSSOP
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]1.65 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 2.09
Digi-Reel® 1$ 2.09
Tape & Reel (TR) 2000$ 0.95
6000$ 0.92
10000$ 0.88
Texas InstrumentsLARGE T&R 1$ 1.57
100$ 1.29
250$ 0.93
1000$ 0.70

Description

General part information

SN74ALVCH16601 Series

This 18-bit universal bus transceiver is designed for 1.65-V to 3.6-V VCCoperation.

The SN74ALVCH16601 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB\ and OEBA\), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB\ and CLKENBA\) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output enable OEAB\ is active low. When OEAB\ is low, the outputs are active. When OEAB\ is high, the outputs are in the high-impedance state.