Integrated Circuits (ICs)

SN74LV11ATPWREP

Active

Texas Instruments

ENHANCED PRODUCT, 3-CH, 3-INPUT 2-V TO 5.5-V HIGH-SPEED (7 NS) AND GATE

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsSN74LV11A-EP datasheet (Rev. A)

Integrated Circuits (ICs)

SN74LV11ATPWREP

Active

Texas Instruments

ENHANCED PRODUCT, 3-CH, 3-INPUT 2-V TO 5.5-V HIGH-SPEED (7 NS) AND GATE

Deep-Dive with AI

DocumentsSN74LV11A-EP datasheet (Rev. A)

Specifications Series Pricing Description Documents

Technical Specifications

Parameters and characteristics for this part

Specification	SN74LV11ATPWREP

Current - Output High, Low [custom]	12 mA
Current - Output High, Low [custom]	12 mA
Current - Quiescent (Max) [Max]	20 µA
Input Logic Level - High	1.5 V
Input Logic Level - Low	0.5 V
Logic Type	AND Gate
Max Propagation Delay @ V, Max CL	7.9 ns
Mounting Type	Surface Mount
Number of Circuits	3
Number of Inputs	3
Operating Temperature [Max]	105 ░C
Operating Temperature [Min]	-40 °C
Package / Case	14-TSSOP
Package / Case [custom]	0.173 "
Package / Case [custom]	4.4 mm
Supplier Device Package	14-TSSOP
Voltage - Supply [Max]	5.5 V
Voltage - Supply [Min]	2 V

SN74LV11A-Q1 Series

Enhanced product, 3-ch, 3-input 2-V to 5.5-V high-speed (7 ns) AND gate

Part	Input Logic Level - Low	Mounting Type	Operating Temperature [Max]	Operating Temperature [Min]	Number of Circuits	Number of Inputs	Current - Output High, Low [custom]	Current - Output High, Low [custom]	Input Logic Level - High	Voltage - Supply [Max]	Voltage - Supply [Min]	Max Propagation Delay @ V, Max CL	Logic Type	Package / Case	Package / Case	Package / Case	Current - Quiescent (Max) [Max]	Supplier Device Package	Package / Case [custom]	Package / Case [custom]	Package / Case [x]	Package / Case [y]	Qualification	Grade
Texas Instruments SN74LV11ADBR	0.5 V	Surface Mount	85 °C	-40 °C	3	3	12 mA	12 mA	1.5 V	5.5 V	2 V	7.9 ns	AND Gate	5.3 mm	14-SSOP	0.209 "	20 µA	14-SSOP
Texas Instruments SN74LV11APWR	0.5 V	Surface Mount	85 °C	-40 °C	3	3	12 mA	12 mA	1.5 V	5.5 V	2 V	7.9 ns	AND Gate		14-TSSOP		20 µA	14-TSSOP	0.173 "	4.4 mm
Texas Instruments SN74LV11AD	0.5 V	Surface Mount	85 °C	-40 °C	3	3	12 mA	12 mA	1.5 V	5.5 V	2 V	7.9 ns	AND Gate		14-SOIC		20 µA				0.154 in	3.9 mm
Texas Instruments SN74LV11ATPWRQ1	0.5 V	Surface Mount	105 ░C	-40 °C	3	3	12 mA	12 mA	1.5 V	5.5 V	2 V	7.9 ns	AND Gate		14-TSSOP		20 µA	14-TSSOP	0.173 "	4.4 mm			AEC-Q100	Automotive
Texas Instruments SN74LV11ANSR	0.5 V	Surface Mount	85 °C	-40 °C	3	3	12 mA	12 mA	1.5 V	5.5 V	2 V	7.9 ns	AND Gate		14-SOIC		20 µA	14-SO			0.209 "	5.3 mm
Texas Instruments SN74LV11APWT	0.5 V	Surface Mount	85 °C	-40 °C	3	3	12 mA	12 mA	1.5 V	5.5 V	2 V	7.9 ns	AND Gate		14-TSSOP		20 µA	14-TSSOP	0.173 "	4.4 mm
Texas Instruments SN74LV11ADR	0.5 V	Surface Mount	85 °C	-40 °C	3	3	12 mA	12 mA	1.5 V	5.5 V	2 V	7.9 ns	AND Gate		14-SOIC		20 µA				0.154 in	3.9 mm
Texas Instruments SN74LV11ATPWRG4Q1	0.5 V	Surface Mount	105 ░C	-40 °C	3	3	12 mA	12 mA	1.5 V	5.5 V	2 V	7.9 ns	AND Gate		14-TSSOP		20 µA	14-TSSOP	0.173 "	4.4 mm			AEC-Q100	Automotive
Texas Instruments SN74LV11ATPWREP	0.5 V	Surface Mount	105 ░C	-40 °C	3	3	12 mA	12 mA	1.5 V	5.5 V	2 V	7.9 ns	AND Gate		14-TSSOP		20 µA	14-TSSOP	0.173 "	4.4 mm

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Cut Tape (CT)	1	$ 2.68
	Digi-Reel®	1	$ 2.68
	Tape & Reel (TR)	2000	$ 1.23
		6000	$ 1.18
Texas Instruments	LARGE T&R	1	$ 2.09
		100	$ 1.83
		250	$ 1.28
		1000	$ 1.03

Description

General part information

SN74LV11A-Q1 Series

These triple 3-input positive-AND gates are designed for 2-V to 5.5-V V CC operation.

The SN74LV11A-Q1 devices perform the Boolean function Y = A • B • C or Y = A + B + C in positive logic.

These devices are fully specified for partial-power-down applications using I off. The I off circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Documents

Technical documentation and resources

SN74LV11A-EP datasheet (Rev. A)

Data sheet