
SN74AUC2G80DCUR
ActiveDUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
Deep-Dive with AI
Search across all available documentation for this part.

SN74AUC2G80DCUR
ActiveDUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74AUC2G80DCUR |
|---|---|
| Clock Frequency | 275 MHz |
| Current - Output High, Low | 9 mA |
| Current - Quiescent (Iq) | 10 µA |
| Function | Standard |
| Input Capacitance | 2.5 pF |
| Max Propagation Delay @ V, Max CL | 1.8 ns |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 1 |
| Number of Elements | 2 |
| Operating Temperature [Max] | 85 C |
| Operating Temperature [Min] | -40 ¯C |
| Output Type | FA2, Pico-SPOX |
| Package / Case | 8-VFSOP |
| Package / Case [custom] | 2.3 mm |
| Package / Case [custom] | 0.091 " |
| Supplier Device Package | 8-VSSOP |
| Trigger Type | Positive Edge |
| Type | D-Type |
| Voltage - Supply [Max] | 2.7 V |
| Voltage - Supply [Min] | 0.8 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 0.72 | |
| 10 | $ 0.63 | |||
| 25 | $ 0.59 | |||
| 100 | $ 0.48 | |||
| 250 | $ 0.45 | |||
| 500 | $ 0.38 | |||
| 1000 | $ 0.31 | |||
| Digi-Reel® | 1 | $ 0.72 | ||
| 10 | $ 0.63 | |||
| 25 | $ 0.59 | |||
| 100 | $ 0.48 | |||
| 250 | $ 0.45 | |||
| 500 | $ 0.38 | |||
| 1000 | $ 0.31 | |||
| N/A | 0 | $ 0.60 | ||
| 53987 | $ 0.60 | |||
| Tape & Reel (TR) | 3000 | $ 0.28 | ||
| 6000 | $ 0.26 | |||
| 15000 | $ 0.25 | |||
| 30000 | $ 0.24 | |||
| Texas Instruments | LARGE T&R | 1 | $ 0.54 | |
| 100 | $ 0.37 | |||
| 250 | $ 0.28 | |||
| 1000 | $ 0.19 | |||
Description
General part information
74AUC2G80 Series
This dual positive-edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCCoperation.
When data at the data (D) input meets the setup time requirement, the data is transferred to theQoutput on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.
NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.
Documents
Technical documentation and resources