
CLVTH16543MDLREP
ActiveENHANCED PRODUCT 3.3-V ABT 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS
Deep-Dive with AI
Search across all available documentation for this part.

CLVTH16543MDLREP
ActiveENHANCED PRODUCT 3.3-V ABT 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS
Technical Specifications
Parameters and characteristics for this part
| Specification | CLVTH16543MDLREP |
|---|---|
| Current - Output High, Low [custom] | 64 mA |
| Current - Output High, Low [custom] | 32 mA |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 8 |
| Number of Elements | 2 |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -55 °C |
| Output Type | 3-State |
| Package / Case | 0.295 in |
| Package / Case | 56-BSSOP |
| Package / Case | 7.5 mm |
| Supplier Device Package | 56-SSOP |
| Voltage - Supply [Max] | 3.6 V |
| Voltage - Supply [Min] | 2.7 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 6.18 | |
| Digi-Reel® | 1 | $ 6.18 | ||
| Tape & Reel (TR) | 1000 | $ 3.27 | ||
| 2000 | $ 3.10 | |||
| Texas Instruments | LARGE T&R | 1 | $ 4.89 | |
| 100 | $ 3.99 | |||
| 250 | $ 3.13 | |||
| 1000 | $ 2.66 | |||
Description
General part information
SN74LVTH16543-EP Series
The SN74LVTH16543 is a 16–bit registered transceiver designed for low–voltage (3.3–V) VCCoperation, but with the capability to provide a TTL interface to a 5–V system environment. This device can be used as two 8–bit transceivers or one 16–bit transceiver. Separate latch–enable (LEABorLEBA) and output–enable (OEABorOEBA) inputs are provided for each register to permit independent control in either direction of data flow.
The A–to–B enable (CEAB) input must be low to enter data from A or to output data from B. IfCEABis low andLEABis low, the A–to–B latches are transparent; a subsequent low–to–high transition ofLEABputs the A latches in the storage mode. WithCEABandOEABboth low, the 3–state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar, but requires using theCEBA,LEBA, andOEBAinputs.
Active bus–hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
Documents
Technical documentation and resources