STM32F446ZEJ7
ActiveHIGH-PERFORMANCE FOUNDATION LINE, ARM CORTEX-M4 CORE WITH DSP AND FPU, 512 KBYTES OF FLASH MEMORY, 180 MHZ CPU, ART ACCELERATOR, DUAL QSPI
Deep-Dive with AI
Search across all available documentation for this part.
STM32F446ZEJ7
ActiveHIGH-PERFORMANCE FOUNDATION LINE, ARM CORTEX-M4 CORE WITH DSP AND FPU, 512 KBYTES OF FLASH MEMORY, 180 MHZ CPU, ART ACCELERATOR, DUAL QSPI
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | STM32F446ZEJ7 |
|---|---|
| Connectivity | SAI, IrDA, USB OTG, SPI, CANbus, EBI/EMI, UART/USART, SD, SPDIF-Rx, I2C, USB, LINbus |
| Core Processor | ARM® Cortex®-M4 |
| Core Size | 32-Bit Single-Core, 32-Bit |
| Data Converters | D/A 2x12b, A/D 24x12b |
| Mounting Type | Surface Mount |
| Number of I/O | 114 |
| Operating Temperature [Max] | 105 °C |
| Operating Temperature [Min] | -40 °C |
| Oscillator Type | Internal |
| Package / Case | 144-UFBGA |
| Peripherals | LVD, Brown-out Detect/Reset, POR, DMA, I2S, WDT, PWM |
| Program Memory Size | 512 KB |
| Program Memory Type | FLASH |
| RAM Size | 128 K |
| Speed | 180 MHz |
| Supplier Device Package | 144-UFBGA (10x10) |
| Voltage - Supply (Vcc/Vdd) [Max] | 3.6 V |
| Voltage - Supply (Vcc/Vdd) [Min] | 1.7 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Description
General part information
STM32F446 Series
The STM32F446xC/E devices are based on the high-performance Arm®Cortex®-M4 32-bit RISC core operating at a frequency of up to 180 MHz. The Cortex-M4 core features a floating point unit (FPU) single precision supporting all Arm®single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) that enhances application security.
The STM32F446xC/E devices incorporate high-speed embedded memories (Flash memory up to 512 Kbytes, up to 128 Kbytes of SRAM), up to 4 Kbytes of backup SRAM, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.
All devices offer three 12-bit ADCs, two DACs, a low-power RTC, twelve general-purpose 16-bit timers including two PWM timers for motor control, two general-purpose 32-bit timers.
Documents
Technical documentation and resources
