MAX9381EUA+T
UnknownLOWEST POWER 3.0GHZ ECL/PECL DIFFERENTIAL DATA AND CLOCK D FLIP-FLOP
Deep-Dive with AI
Search across all available documentation for this part.
MAX9381EUA+T
UnknownLOWEST POWER 3.0GHZ ECL/PECL DIFFERENTIAL DATA AND CLOCK D FLIP-FLOP
Technical Specifications
Parameters and characteristics for this part
| Specification | MAX9381EUA+T |
|---|---|
| Differential - Input:Output | True |
| Frequency - Max [Max] | 3 GHz |
| Input | Clock |
| Mounting Type | Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature [Max] | 85 C |
| Operating Temperature [Min] | -40 ¯C |
| Output | ECL, PECL |
| Package / Case | 8-TSSOP, 8-MSOP |
| Package / Case | 0.118 in, 3 mm Width |
| Ratio - Input:Output | 1:1 |
| Supplier Device Package | 8-uMAX/uSOP |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 2.25 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | N/A | 0 | $ 0.00 | |
| 22500 | $ 0.00 | |||
Description
General part information
MAX9381 Series
The MAX9381 differential data, differential clock D flip-flop is pin compatible with the ON Semiconductor MC100EP52, with the added benefit of a wider supply-voltage range from 2.25V to 5.5V and 25% lower supply current. Data enters the master part of the flip-flop when the clock is low and is transferred to the outputs upon a positive transition of the clock. Interchanging the clock inputs allows the part to be used as a negative edge-triggered device. The MAX9381 utilizes input clamping circuits that ensure the stability of the outputs when the inputs are left open or at VEE.The MAX9381 is offered in an 8-pin SO package and the smaller 8-pin µMAX package.ApplicationsAutomated Test Equipment (ATE)Central Office Telecom EquipmentDLCsDSLAMPrecision Clock and Data DistributionWireless Base Stations
Documents
Technical documentation and resources
