CD74HCT109E
ActiveHIGH SPEED CMOS LOGIC DUAL POSITIVE-EDGE-TRIGGERED J-K FLIP-FLOPS WITH SET AND RESET
Deep-Dive with AI
Search across all available documentation for this part.
CD74HCT109E
ActiveHIGH SPEED CMOS LOGIC DUAL POSITIVE-EDGE-TRIGGERED J-K FLIP-FLOPS WITH SET AND RESET
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | CD74HCT109E |
|---|---|
| Clock Frequency | 54 MHz |
| Current - Output High, Low [custom] | 4 mA |
| Current - Output High, Low [custom] | 4 mA |
| Current - Quiescent (Iq) | 4 çA |
| Function | Reset, Set(Preset) |
| Input Capacitance | 10 pF |
| Max Propagation Delay @ V, Max CL | 40 ns |
| Mounting Type | Through Hole |
| Number of Bits per Element | 1 |
| Number of Elements | 2 |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -55 °C |
| Output Type | Complementary |
| Package / Case | 0.3 in |
| Package / Case | 16-DIP |
| Package / Case | 7.62 mm |
| Supplier Device Package | 16-PDIP |
| Trigger Type | Positive Edge |
| Type | JK Type |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 4.5 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tube | 1 | $ 1.54 | |
| 10 | $ 0.98 | |||
| 25 | $ 0.83 | |||
| 100 | $ 0.66 | |||
| 250 | $ 0.58 | |||
| 500 | $ 0.53 | |||
| 599 | $ 0.50 | |||
| 1000 | $ 0.49 | |||
| 2500 | $ 0.45 | |||
| 5000 | $ 0.43 | |||
| Texas Instruments | TUBE | 1 | $ 0.94 | |
| 100 | $ 0.73 | |||
| 250 | $ 0.53 | |||
| 1000 | $ 0.38 | |||
Description
General part information
CD74HCT109 Series
The ’HC109 and ’HCT109 are dual J-K\ flip-flops with set and reset. The flip-flop changes state with the positive transition of Clock (1CP and 2CP).
The flip-flop is set and reset by active-low S\ and R\, respectively. A low on both the set and reset inputs simultaneously will force both Q and Q\ outputs high. However, both set and reset going high simultaneously results in an unpredictable output condition.
The ’HC109 and ’HCT109 are dual J-K\ flip-flops with set and reset. The flip-flop changes state with the positive transition of Clock (1CP and 2CP).
Documents
Technical documentation and resources
