Zenode.ai Logo
Beta
STMICROELECTRONICS NUCLEO-H563ZI
Development Boards, Kits, Programmers

NUCLEO-H563ZI

Active
STMicroelectronics

STM32 NUCLEO-144 DEVELOPMENT BOARD WITH STM32H563ZIT6 MCU, SUPPORTS ARDUINO, ST ZIO AND ST MORPHO CONNECTIVITY

Deep-Dive with AI

Search across all available documentation for this part.

STMICROELECTRONICS NUCLEO-H563ZI
Development Boards, Kits, Programmers

NUCLEO-H563ZI

Active
STMicroelectronics

STM32 NUCLEO-144 DEVELOPMENT BOARD WITH STM32H563ZIT6 MCU, SUPPORTS ARDUINO, ST ZIO AND ST MORPHO CONNECTIVITY

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationNUCLEO-H563ZI
Board TypeEvaluation Platform
ContentsBoard(s)
Core ProcessorARM® Cortex®-M33
Interconnect SystemST Zio, Arduino R3 Shield, ST Morpho
Mounting TypeFixed
PlatformNucleo-144
Suggested Programming EnvironmentSTM32Cube, Keil MDK, IAR EW
TypeMCU 32-Bit
Utilized IC / PartSTM32H563

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyBulk 1$ 29.83
NewarkEach 1$ 29.90

Description

General part information

NUCLEO-H563ZI Series

The STM32H562xx and STM32H563xx devices are high-performance microcontrollers of the STM32H5 series, based on the high-performance Arm®Cortex®-M33 32-bit RISC core. They operate at a frequency of up to 250 MHz.

The Cortex®-M33 core features a single-precision floating-point unit (FPU), which supports all the Arm®single-precision data-processing instructions and all the data types. This core implements a full set of DSP (digital signal processing) instructions and a memory protection unit (MPU) that enhances the application security.

The devices embed high-speed memories (up to 2 Mbytes of dual bank flash memory and 640 Kbytes of SRAM), a flexible external memory controller (FMC) for devices with packages of 100 pins and more, one OCTOSPI memory interface (at least one Quad-SPI available on all packages), and an extensive range of enhanced I/Os and peripherals connected to three APB buses, three AHB buses, and a 32-bit multi-AHB bus matrix.