Zenode.ai Logo
Beta
121-TFBGA
Integrated Circuits (ICs)

MCP37D31T-200I/TE

Active
Microchip Technology

IC ADC 16BIT PIPELINED 121TFBGA

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet
121-TFBGA
Integrated Circuits (ICs)

MCP37D31T-200I/TE

Active
Microchip Technology

IC ADC 16BIT PIPELINED 121TFBGA

Deep-Dive with AI

DocumentsDatasheet

Technical Specifications

Parameters and characteristics for this part

SpecificationMCP37D31T-200I/TE
ArchitecturePipelined
ConfigurationS/H-MUX-ADC
Data InterfaceParallel, Serial
Input TypeDifferential
Mounting TypeSurface Mount
Number of A/D Converters1
Number of Bits16
Number of Inputs8
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case121-TFBGA
Ratio - S/H:ADC1:1
Reference TypeInternal
Sampling Rate (Per Second)200 M
Supplier Device Package121-TFBGA (8x8)
Voltage - Supply, Analog [Max]1.26 V, 1.89 V
Voltage - Supply, Analog [Min]1.71 V, 1.14 V
Voltage - Supply, Digital [Max]1.26 V, 1.89 V
Voltage - Supply, Digital [Min]1.14 V, 1.71 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

MCP37D31-80 Series

The MCP37D31-80 is a 16-bit pipelined A/D converter with a maximum sampling rate of 80 Msps. The high accuracy of over 73.9 dB Signal-to-Noise Ratio (SNR) and over 93 dB Spurious Free Dynamic Range (SFDR) enable high precision measurements of fast input signals. The device operates at very low power consumption of 329 mW at 80 Msps including LVDS digital I/O. Lower power saving modes are available at 79 mW for Standby and 22 mW for Shutdown. The MCP37D31-80 includes many digital processing features that simplify system design, cost and power usage. These include an integrated digital down-converter with onboard NCO, decimation filters for improved SNR, individual phase, offset and gain adjustment and a fractional delay recovery for time-delay corrections in multi-channel modes. Data is available through the serial DDR LVDS or parallel CMOS interface and configured via SPI. The device is available in the TFBGA-121 package. TFBGA-121 package is qualified for automotive applications (AEC-Q100).

Documents

Technical documentation and resources