Zenode.ai Logo
Beta
SN74AHC157QWBQBRQ1
Integrated Circuits (ICs)

SN74AHC165QWBQBRQ1

Active
Texas Instruments

AUTOMOTIVE 4.5-V TO 5.5-V 8-BIT PARALLEL-LOAD SHIFT REGISTER

Deep-Dive with AI

Search across all available documentation for this part.

SN74AHC157QWBQBRQ1
Integrated Circuits (ICs)

SN74AHC165QWBQBRQ1

Active
Texas Instruments

AUTOMOTIVE 4.5-V TO 5.5-V 8-BIT PARALLEL-LOAD SHIFT REGISTER

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74AHC165QWBQBRQ1
FunctionParallel or Serial to Serial
GradeAutomotive
Logic TypeShift Register
Mounting TypeWettable Flank, Surface Mount
Number of Bits per Element8
Number of Elements1
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 °C
Output TypeComplementary
Package / Case16-WFQFN Exposed Pad
QualificationAEC-Q100
Supplier Device Package16-WQFN (2.5x3.5)
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]2 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.52
10$ 0.45
25$ 0.42
100$ 0.33
250$ 0.31
500$ 0.26
1000$ 0.20
Digi-Reel® 1$ 0.52
10$ 0.45
25$ 0.42
100$ 0.33
250$ 0.31
500$ 0.26
1000$ 0.20
Tape & Reel (TR) 3000$ 0.18
6000$ 0.17
15000$ 0.16
30000$ 0.15
Texas InstrumentsLARGE T&R 1$ 0.34
100$ 0.23
250$ 0.18
1000$ 0.12

Description

General part information

SN74AHC165-Q1 Series

The SN74AHC165-Q1 device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage registers. The shift register has a direct overriding clear ( SRCLR) input, a serial (SER) input, and a serial output for cascading. When the output-enable ( OE) input is high, all outputs except QH′ are in the high-impedance state.

The SN74AHC165-Q1 device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift and storage registers. The shift register has a direct overriding clear ( SRCLR) input, a serial (SER) input, and a serial output for cascading. When the output-enable ( OE) input is high, all outputs except QH′ are in the high-impedance state.