Zenode.ai Logo
Beta
20-SOIC,DW
Integrated Circuits (ICs)

SN74ALS533ADWR

Obsolete
Texas Instruments

IC D-TYPE TRANSP SGL 8:8 20SOIC

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet
20-SOIC,DW
Integrated Circuits (ICs)

SN74ALS533ADWR

Obsolete
Texas Instruments

IC D-TYPE TRANSP SGL 8:8 20SOIC

Deep-Dive with AI

DocumentsDatasheet

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74ALS533ADWR
Circuit [custom]8
Circuit [custom]8
Current - Output High, Low [custom]24 mA
Current - Output High, Low [custom]2.6 mA
Delay Time - Propagation6 ns
Independent Circuits1
Logic TypeD-Type Transparent Latch
Mounting TypeSurface Mount
Operating Temperature [Max]70 °C
Operating Temperature [Min]0 °C
Output TypeTri-State
Package / Case20-SOIC
Package / Case [y]0.295 in
Package / Case [y]7.5 mm
Supplier Device Package20-SOIC
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

SN74ALS533A Series

These 8-bit D-type transparent latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

While latch-enable (LE) input is high, the Q\ outputs follow the complements of the data (D) inputs. When LE is taken low, the Q\ outputs are latched at the inverses of the levels set up at the D inputs. The SN74ALS533A and SN74AS533A are functionally equivalent to the SN74ALS373A and SN74AS373, except for having inverted outputs.

A buffered output-enable () input places the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

Documents

Technical documentation and resources