Zenode.ai Logo
Beta
16 TSSOP
Integrated Circuits (ICs)

ADG608BRU

Obsolete
Analog Devices

IC MUX 8:1 30OHM 16TSSOP

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet
16 TSSOP
Integrated Circuits (ICs)

ADG608BRU

Obsolete
Analog Devices

IC MUX 8:1 30OHM 16TSSOP

Deep-Dive with AI

DocumentsDatasheet

Technical Specifications

Parameters and characteristics for this part

SpecificationADG608BRU
Channel Capacitance (CS(off), CD(off)) [custom]9 pF
Channel Capacitance (CS(off), CD(off)) [custom]40 pF
Channel-to-Channel Matching (ΔRon) [Max]5 Ohm
Charge Injection6 pC
Crosstalk-85 dB
Current - Leakage (IS(off)) (Max)500 pA
Mounting TypeSurface Mount
Multiplexer/Demultiplexer Circuit8:1
Number of Circuits1
On-State Resistance (Max) [Max]30 Ohm
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case16-TSSOP
Package / Case [x]0.173 in
Package / Case [y]4.4 mm
Supplier Device Package16-TSSOP
Switch Time (Ton, Toff) (Max) [custom]45 ns
Switch Time (Ton, Toff) (Max) [custom]75 ns
Voltage - Supply, Dual (V±) [Max]5 V
Voltage - Supply, Dual (V±) [Min]-5 V
Voltage - Supply, Single (V+) [Max]5 V
Voltage - Supply, Single (V+) [Min]3.3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

ADG608 Series

The ADG608 is a monolithic CMOS analog multiplexer comprising 8 single channels. The ADG608 switches one of eight inputs to a common output as determined by the 3-bit binary address lines A0, A1 and A2. An EN input on both devices is used to enable or disable the device. When disabled, all channels are switched OFF.The ADG608 is designed on an enhanced LC2MOS process, which provides low power dissipation yet gives high switching speed and low on resistance. Each channel conducts equally well in both directions when ON and has an input signal range which extends to the supplies. In the OFF condition, signal levels up to the supplies are blocked. All channels exhibit break before make switching action preventing momentary shorting when switching channels. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

Documents

Technical documentation and resources