Zenode.ai Logo
Beta
52-LQFP
Integrated Circuits (ICs)

AD5362BSTZ

Active
Analog Devices

8-CHANNEL, 16-BIT, SERIAL INPUT, VOLTAGE-OUTPUT DAC

Deep-Dive with AI

Search across all available documentation for this part.

52-LQFP
Integrated Circuits (ICs)

AD5362BSTZ

Active
Analog Devices

8-CHANNEL, 16-BIT, SERIAL INPUT, VOLTAGE-OUTPUT DAC

Technical Specifications

Parameters and characteristics for this part

SpecificationAD5362BSTZ
ArchitectureString DAC
Data InterfaceDSP, SPI
Differential OutputFalse
INL/DNL (LSB)±4 (Max), ±1 (Max)
Mounting TypeSurface Mount
Number of Bits16
Number of D/A Converters8
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeVoltage - Buffered
Package / Case52-LQFP
Reference TypeExternal
Settling Time30 µs
Supplier Device Package52-LQFP (10x10)
Voltage - Supply, Analog [Max]16.5 V
Voltage - Supply, Analog [Min]-4.5 V, 8 V
Voltage - Supply, Digital [Max]5.5 V
Voltage - Supply, Digital [Min]2.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTray 1$ 58.71
10$ 45.75
25$ 42.43
80$ 39.50

Description

General part information

AD5362 Series

The AD5362 /AD5363contains 8, 16/14-bit DACs in a single, 56-lead, LFCSP or 52-lead LQFP package. It provides buffered voltage outputs with a span 4 times the reference voltage. The gain and offset of each DAC can be independently trimmed to remove errors. For even greater flexibility, the device is divided into two groups of 4 DACs, and the output range of each group can be independently adjusted by an offset DAC.The AD5362 / AD5363 offers guaranteed operation over a wide supply range with VSSfrom -4.5 V to -16.5 V and VDDfrom +8 V to +16.5 V. The output amplifier headroom requirement is 1.4 V operating with a load current of 1 mA.The AD5362 / AD5363 has a high-speed serial interface, which is compatible with SPI®, QSPI™, MICROWIRE™, and DSP interface standards and can handle clock speeds of up to 50 MHz. All the outputs can be updated simultaneously by taking theLDACinput low. Each channel has a programmable gain and an offset adjust register.Each DAC output is amplified and buffered on-chip with respect to an external SIGGND input. The DAC outputs can also be switched to SIGGND via theCLRpin.APPLICATIONSInstrumentationIndustrial Control SystemLevel setting in automatic test equipment (ATE)Variable optical attenuators (VOA)Optical line cards