Zenode.ai Logo
Beta
20-SOIC
Integrated Circuits (ICs)

CD74HCT377ME4

Unknown
Texas Instruments

IC FF D-TYPE SNGL 8BIT 20SOIC

Deep-Dive with AI

Search across all available documentation for this part.

20-SOIC
Integrated Circuits (ICs)

CD74HCT377ME4

Unknown
Texas Instruments

IC FF D-TYPE SNGL 8BIT 20SOIC

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationCD74HCT377ME4
Clock Frequency50 MHz
Current - Output High, Low [custom]4 mA
Current - Output High, Low [custom]4 mA
Current - Quiescent (Iq)8 ÁA
FunctionStandard
Input Capacitance10 pF
Max Propagation Delay @ V, Max CL38 ns
Mounting TypeSurface Mount
Number of Bits per Element8
Number of Elements1
Operating Temperature [Max]125 °C
Operating Temperature [Min]-55 °C
Output TypeNon-Inverted
Package / Case20-SOIC
Package / Case [y]0.295 in
Package / Case [y]7.5 mm
Supplier Device Package20-SOIC
Trigger TypePositive Edge
TypeD-Type
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTube 575$ 0.84

Description

General part information

SN74HCT377 Series

These devices are positive-edge-triggered D-type flip-flops. The ’HCT377 devices are similar to the ’'HCT273 devices, but feature a latched clock-enable (CLKEN)\ input instead of a common clear.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse if CLKEN\ is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output. These devices are designed to prevent false clocking by transitions at CLKEN\.

These devices are positive-edge-triggered D-type flip-flops. The ’HCT377 devices are similar to the ’'HCT273 devices, but feature a latched clock-enable (CLKEN)\ input instead of a common clear.

Documents

Technical documentation and resources

No documents available