Zenode.ai Logo
LTC2209CUP#PBF
Integrated Circuits (ICs)

LTC2209CUP#PBF

Active
Analog Devices Inc./Maxim Integrated

IC ADC 16BIT PIPELINED 64QFN

Deep-Dive with AI

Search across all available documentation for this part.

LTC2209CUP#PBF
Integrated Circuits (ICs)

LTC2209CUP#PBF

Active
Analog Devices Inc./Maxim Integrated

IC ADC 16BIT PIPELINED 64QFN

Technical Specifications

Parameters and characteristics for this part

SpecificationLTC2209CUP#PBF
ArchitecturePipelined
ConfigurationS/H-ADC
Data InterfaceParallel, LVDS - Parallel
FeaturesPGA
Input TypeDifferential
Mounting TypeSurface Mount
Number of A/D Converters1
Number of Bits16
Number of Inputs [custom]1
Operating Temperature [Max]70 °C
Operating Temperature [Min]0 °C
Package / Case64-WFQFN Exposed Pad
Ratio - S/H:ADC1:1
Reference TypeInternal, External
Sampling Rate (Per Second)160 M
Supplier Device Package64-QFN
Supplier Device Package [x]9
Supplier Device Package [y]9
Voltage - Supply, Analog [Max]3.465 V
Voltage - Supply, Analog [Min]3.135 V
Voltage - Supply, Digital [Max]3.465 V
Voltage - Supply, Digital [Min]3.135 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$Updated
DigikeyN/A 40$ 128.921m+

Description

General part information

LTC2209 Series

The LTC2209 is a 160Msps 16-bit A/D converter designed for digitizing high frequency, wide dynamic range signals with input frequencies up to 700MHz. The input range of the ADC can be optimized with the PGA front end.The LTC2209 is perfect for demanding communications applications, with AC performance that includes 77.3dBFS Noise Floor and 100dB spurious free dynamic range (SFDR). Ultra low jitter of 70fsRMSallows undersampling of high input frequencies with excellent noise performance. Maximum DC specs include ±5.5LSB INL, ±1LSB DNL (no missing codes).The digital output can be either differential LVDS or single-ended CMOS. There are two format options for the CMOS outputs: a single bus running at the full data rate or demultiplexed busses running at half data rate. A separate output power supply allows the CMOS output swing to range from 0.5V to 3.6V.The ENC+and ENC–inputs may be driven differentially or single-ended with a sine wave, PECL, LVDS, TTL or CMOS inputs. An optional clock duty cycle stabilizer allows high performance at full speed with a wide range of clock duty cycles.ApplicationsTelecommunicationsReceiversCellular Base StationsSpectrum AnalysisImaging Systems