Development Boards, Kits, Programmers

NB3N3020DTGEVB

Active

ON Semiconductor

NB3N3020 CUST EVAL BOARD/

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet

Development Boards, Kits, Programmers

NB3N3020DTGEVB

Active

ON Semiconductor

NB3N3020 CUST EVAL BOARD/

Deep-Dive with AI

DocumentsDatasheet

Specifications Series Pricing Description Documents

Technical Specifications

Parameters and characteristics for this part

Specification	NB3N3020DTGEVB

Contents	Board(s)
Embedded	False
Function	Clock Multiplier
Primary Attributes	2 Inputs, 1
Secondary Attributes	SMA Connectors
Type	Timing
Utilized IC / Part	NB3N3020

NB3N3020 Series

Clock Multiplier, LVPECL / LVCMOS, Programmable, 3.3 V

Part	Differential - Input:Output	Mounting Type	Output	Package / Case [x]	Package / Case	Package / Case [y]	Frequency - Max [Max]	Voltage - Supply [Min]	Voltage - Supply [Max]	Supplier Device Package	Input	PLL	Ratio - Input:Output [custom]	Number of Circuits	Operating Temperature [Max]	Operating Temperature [Min]	Type	Embedded	Function	Contents	Secondary Attributes	Utilized IC / Part	Primary Attributes
ON Semiconductor NB3N3020DTR2G	No/Yes	Surface Mount	LVCMOS LVPECL LVTTL	0.173 in	16-TSSOP	4.4 mm	210 MHz	2.97 V	3.63 V	16-TSSOP	Crystal LVCMOS LVTTL		1:2	1	85 °C	-40 °C	Clock Multiplier
ON Semiconductor NB3N3020DTGEVB																	Timing		Clock Multiplier	Board(s)	SMA Connectors	NB3N3020	1 2 Inputs

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Box	1	$ 500.00
Newark	Each	1	$ 572.00
		5	$ 564.00
		10	$ 556.00
		25	$ 524.00

Description

General part information

NB3N3020 Series

The NB3N3020 is a high precision, low phase noise selectable clock multiplier. The device takes a 5.0-27 MHz fundamental mode parallel resonant crystal or a 2.0-210 MHz LVCMOS single ended clock source and generates a differential LVPECL output and a single ended LVCMOS/LVTTL output at a selectable clock output frequency which is a multiple of the input clock frequency. Three tri-level LVCMOS/LVTTL single ended select pins set one of 26 possible clock multipliers. LVCMOS/LVTTL output enable (OE) tri-states clock outputs when low. This device is housed in 5.0 x 4.4 mm TSSOP-16.

Documents

Technical documentation and resources