Zenode.ai Logo
Beta
48-LFCSP
Integrated Circuits (ICs)

AD9633BCPZRL7-80

Active
Analog Devices

4-CHANNEL QUAD ADC PIPELINED 80MSPS 12-BIT SERIAL 48-PIN LFCSP EP T/R

48-LFCSP
Integrated Circuits (ICs)

AD9633BCPZRL7-80

Active
Analog Devices

4-CHANNEL QUAD ADC PIPELINED 80MSPS 12-BIT SERIAL 48-PIN LFCSP EP T/R

Technical Specifications

Parameters and characteristics for this part

SpecificationAD9633BCPZRL7-80
ArchitecturePipelined
ConfigurationS/H-ADC
Data InterfaceLVDS - Serial
FeaturesSimultaneous Sampling
Input TypeDifferential
Mounting TypeSurface Mount
Number of A/D Converters4
Number of Bits12 bits
Number of Inputs4
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case48-WFQFN Exposed Pad, CSP
Ratio - S/H:ADC1:1
Reference TypeExternal, Internal
Sampling Rate (Per Second)80 M
Supplier Device Package48-LFCSP, 7x7
Voltage - Supply, Analog [Max]1.9 V
Voltage - Supply, Analog [Min]1.7 V
Voltage - Supply, Digital [Max]1.9 V
Voltage - Supply, Digital [Min]1.7 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTape & Reel (TR) 750$ 76.44

Description

General part information

AD9633 Series

The AD9633 is a quad, 12-bit, 80 MSPS/105 MSPS/125 MSPS analog-to-digital converter (ADC) with an on-chip sample-and-hold circuit designed for low cost, low power, small size, and ease of use. The product operates at a conversion rate of up to 125 MSPS and is optimized for outstanding dynamic performance and low power in applications where a small package size is critical.The ADC requires a single 1.8 V power supply and LVPECL-/CMOS-/LVDS-compatible sample rate clock for full performance operation. No external reference or driver components are required for many applications.The ADC automatically multiplies the sample rate clock for the appropriate LVDS serial data rate. A data clock output (DCO) for capturing data on the output and a frame clock output (FCO) for signaling a new output byte are provided. Individual-channel power-down is supported and typically consumes less than 2 mW when all channels are disabled.The ADC contains several features designed to maximize flexibility and minimize system cost, such as programmable output clock and data alignment and digital test pattern generation. The available digital test patterns include built-in deterministic and pseudorandom patterns, along with custom user-defined test patterns entered via the serial port interface (SPI).The AD9633 is available in a RoHS-compliant, 48-lead LFCSP. It is specified over the industrial temperature range of −40°C to +85°C. This product is protected by a U.S. patent.ApplicationsMedical ultrasoundHigh speed imagingQuadrature radio receiversDiversity radio receiversTest equipment