Deep-Dive with AI
Search across all available documentation for this part.
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | ZL30123GGG |
|---|---|
| Differential - Input:Output | No/Yes |
| Frequency - Max [Max] | 622.08 MHz |
| Input | LVCMOS |
| Main Purpose | Telecom, SONET/SDH |
| Mounting Type | Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output | LVPECL, LVCMOS |
| Package / Case | 100-FBGA |
| PLL | True |
| Ratio - Input:Output [custom] | 11:12 |
| Supplier Device Package | 100-CABGA (9x9) |
| Voltage - Supply [Max] | 3.63 V |
| Voltage - Supply [Min] | 2.97 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
Description
General part information
ZL30123 Series
The ZL30123 SONET/SDH Line Card Synchronizer is a highly integrated device that provides timing and synchronization for network interface cards. It incorporates two independent DPLLs, each capable of locking to one of eight input references and provides a wide variety of synchronized output clocks and frame pulses.
[Click here for secure documentation](https://www.microsemi.com/product-directory/sdh-sonet/4656-zl30123#resources)
Documents
Technical documentation and resources
No documents available
