Zenode.ai Logo
Beta
Log InSign Up
STMICROELECTRONICS M95128-DRMN3TP/K
Integrated Circuits (ICs)

M95256-DRMN8TP/K

Active
STMicroelectronics

256-KBIT SERIAL SPI BUS EEPROM WITH HIGH SPEED CLOCK 105°C OPERATION

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsTechnical Data Sheet ENProduct Change Notice EN+8
STMICROELECTRONICS M95128-DRMN3TP/K
Integrated Circuits (ICs)

M95256-DRMN8TP/K

Active
STMicroelectronics

256-KBIT SERIAL SPI BUS EEPROM WITH HIGH SPEED CLOCK 105°C OPERATION

Deep-Dive with AI

DocumentsTechnical Data Sheet ENProduct Change Notice EN+8

Technical Specifications

Parameters and characteristics for this part

SpecificationM95256-DRMN8TP/K
Clock Frequency5 MHz
GradeAutomotive
Memory FormatEEPROM
Memory InterfaceSPI
Memory Organization32K x 8
Memory Size32 kB
Memory TypeNon-Volatile
Mounting TypeSurface Mount
Operating Temperature [Max]105 °C
Operating Temperature [Min]-40 °C
Package / Case0.154 in
Package / Case8-SOIC
Package / Case3.9 mm
QualificationAEC-Q100
Supplier Device Package8-SO
TechnologyEEPROM
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]1.7 V
Write Cycle Time - Word, Page4 ms

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyN/A 6598$ 0.94
NewarkEach (Supplied on Cut Tape) 1$ 1.35
10$ 1.24
25$ 1.20
50$ 1.17
100$ 1.13
250$ 1.12
500$ 1.12
1000$ 1.09

Description

General part information

M95256-DRE Series

The M95256-DRE is a 256-Kbit serial EEPROM device operating up to 105 °C. The M95256-DRE is compliant with the level of reliability defined by the AEC-Q100 grade 2.

The device is accessed by a simple serial SPI compatible interface running up to 20 MHz.

The memory array is based on advanced true EEPROM technology (Electrically Erasable PROgrammable Memory). The M95256-DRE is a byte-alterable memory (32768 × 8 bits) organized as 512 pages of 64 bytes in which the data integrity is significantly improved with an embedded Error Correction Code logic.