Deep-Dive with AI
Search across all available documentation for this part.
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | SY100ELT25ZG-TR |
|---|---|
| Channel Type | Unidirectional |
| Channels per Circuit | 1 |
| Input Signal | ECL |
| Mounting Type | Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature (Max) | 85 °C |
| Operating Temperature (Min) | -40 °C |
| Output Signal | TTL |
| Output Type | Non-Inverted |
| Package Length | 0.154 in |
| Package Name | 8-SOIC |
| Package Width | 3.9 mm |
| Translator Type | Mixed Signal |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | Updated |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 2.86 | <2d |
| 25 | $ 2.82 | |||
| Tape & Reel (TR) | 1000 | $ 2.30 | <2d | |
| Microchip Direct | T/R | 1 | $ 2.86 | 1m+ |
| 25 | $ 2.38 | |||
| 100 | $ 2.16 | |||
| 1000 | $ 2.09 | |||
| 5000 | $ 2.07 | |||
| 10000 | $ 2.04 | |||
CAD
3D models and CAD resources for this part
Description
General part information
100ELT25 Series
The SY100ELT25 is a differential ECL-to-TTL translator. Because ECL levels are used, a +5V, -5.2V (or -4.5V) and ground are required. The small outline 8- lead SOIC package and the single gate of the ELT25 makes it ideal for those applications where performance, space and low power are at a premium.The VBB output allows the ELT25 to also be used in a single-ended input mode. In this mode the VBB output is tied to the D input for a non-inverting buffer or the D input for an inverting buffer. If used the VBB pin should be bypassed to ground via a 0.01µF capacitor.
Documents
Technical documentation and resources
