Zenode.ai Logo
Beta
ADS7043EVM-PDK
Development Boards, Kits, Programmers

ADS7043EVM-PDK

Obsolete
Texas Instruments

EVAL BOARD FOR ADS7043

Deep-Dive with AI

Search across all available documentation for this part.

ADS7043EVM-PDK
Development Boards, Kits, Programmers

ADS7043EVM-PDK

Obsolete
Texas Instruments

EVAL BOARD FOR ADS7043

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationADS7043EVM-PDK
Data InterfaceSPI
Input Range1.8 V
Number of A/D Converters1
Number of Bits12 bits
Power (Typ) @ Conditions0.78 mW
Sampling Rate (Per Second)1 M
Supplied ContentsBoard(s)
Utilized IC / PartADS7043

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyBox 1$ 210.14

Description

General part information

ADS7043 Series

The ADS7043 is a 1-MSPS, analog-to-digital converter (ADC). The device supports a wide analog input voltage range (±0.825 V to ±1.8 V) and includes a capacitor-based, successive-approximation register (SAR) ADC with an inherent sample-and-hold circuit. The SPI-compatible serial interface is controlled by theCSand SCLK signals. The input signal is sampled with theCSfalling edge and SCLK is used for conversion and serial data output. The device supports a wide digital supply range (1.65 V to 3.6 V), enabling direct interface to a variety of host controllers. The device complies with the JESD8-7A standard for normal DVDD range (1.65 V to 1.95 V).

The device is available in 8-pin, miniature, leaded, and X2QFN packages and is specified for operation from –40°C to 125°C. Miniature form-factor and extremely low-power consumption make this device suitable for space-constrained, battery-powered applications.

The ADS7043 is a 1-MSPS, analog-to-digital converter (ADC). The device supports a wide analog input voltage range (±0.825 V to ±1.8 V) and includes a capacitor-based, successive-approximation register (SAR) ADC with an inherent sample-and-hold circuit. The SPI-compatible serial interface is controlled by theCSand SCLK signals. The input signal is sampled with theCSfalling edge and SCLK is used for conversion and serial data output. The device supports a wide digital supply range (1.65 V to 3.6 V), enabling direct interface to a variety of host controllers. The device complies with the JESD8-7A standard for normal DVDD range (1.65 V to 1.95 V).

Documents

Technical documentation and resources

No documents available