Zenode.ai Logo
Beta
48 LFCSP
Integrated Circuits (ICs)

ADN2819ACPZ-CML

Obsolete
Analog Devices

IC CLOCK/DATA RECOVERY 48LFCSP

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet
48 LFCSP
Integrated Circuits (ICs)

ADN2819ACPZ-CML

Obsolete
Analog Devices

IC CLOCK/DATA RECOVERY 48LFCSP

Deep-Dive with AI

DocumentsDatasheet

Technical Specifications

Parameters and characteristics for this part

SpecificationADN2819ACPZ-CML
Differential - Input:Output [custom]True
Differential - Input:Output [custom]True
InputCML
Main PurposeSONET/SDH, STM
Mounting TypeSurface Mount
Number of Circuits1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
OutputCML
Package / Case48-WFQFN Exposed Pad, CSP
PLLTrue
Ratio - Input:Output [custom]1:2
Supplier Device Package48-LFCSP, 7x7
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

ADN2819 Series

The ADN2819 provides receiver functions of Quantization, Signal Level Detect and Clock and Data Recovery at rates of OC-3, OC-12, Gigabit Ethernet, OC-48 and all FEC rates. All SONET jitter requirements are met, including: Jitter Transfer; Jitter Generation; and Jitter Tolerance. All specifications are quoted for-40ºCto +85ºC ambient temperature unless otherwise noted.The proprietary delay and phase-locked loop design of the ADN2819 provides unprecedented jitter performance for robust high-speed networking designs.The device is intended for WDM system applications and can be used with either an external reference clock or an on-chip crystal oscillator. Both native rates and 15/14 rate digital wrappers rates are supported by the ADN2819, without any change of reference clock required. This device together with a PIN diode and a TIA preamplifier can implement a highly integrated, low cost, low power fiber optic receiver. The receiver front end Signal Detect circuit indicates when the input signal level has fallen below a user adjustable threshold.

Documents

Technical documentation and resources