S
STMicroelectronics
| Series | Category | # Parts | Status | Description |
|---|---|---|---|---|
| Part | Spec A | Spec B | Spec C | Spec D | Description |
|---|---|---|---|---|---|
| Series | Category | # Parts | Status | Description |
|---|---|---|---|---|
| Part | Spec A | Spec B | Spec C | Spec D | Description |
|---|---|---|---|---|---|
| Part | Category | Description |
|---|---|---|
STMicroelectronics EMIF09-SD01F3Obsolete | Filters | FILTER RC(PI) 40 OHM/20PF SMD |
STMicroelectronics | Integrated Circuits (ICs) | STM32 DYNAMIC EFFICIENCY MCU WITH BAM, HIGH-PERFORMANCE AND DSP WITH FPU, ARM CORTEX-M4 MCU WITH 1 MBYTE OF FLASH MEMORY, 100 MHZ CPU, ART ACCELERATOR, DFSDM |
STMicroelectronics | Integrated Circuits (ICs) | 32-BIT POWER ARCHITECTURE MCU FOR AUTOMOTIVE BODY AND GATEWAY APPLICATIONS |
STMicroelectronics | Integrated Circuits (ICs) | MCU 32-BIT E200Z0H RISC 128KB FLASH 3.3V/5V AUTOMOTIVE AEC-Q100 64-PIN LQFP T/R |
STMicroelectronics | Development Boards Kits Programmers | DEMONSTRATION BOARD FOR SINGLE CHANNEL OP-AMP IN SO8 PACKAGE |
STMicroelectronics LDLN025J30RLTB | Integrated Circuits (ICs) | IC REG LINEAR 3V 250MA 4FLIPCHIP |
STMicroelectronics ST25RU3993-EVALObsolete | Development Boards Kits Programmers | ST25RU3993 READER IC EVALUATION BOARD |
STMicroelectronics | Integrated Circuits (ICs) | ARM-BASED 32-BIT MCU+FPU, 84MHZ, 128KB FLASH, 49-PIN WLCSP, -40 TO 85°C T/R |
STMicroelectronics STP12NM60NObsolete | Discrete Semiconductor Products | MOSFET N-CH 600V 10A TO220AB |
STMicroelectronics VND1NV04Obsolete | Integrated Circuits (ICs) | IC PWR DRIVER N-CHANNEL 1:1 DPAK |
| Series | Category | # Parts | Status | Description |
|---|---|---|---|---|
STG3692Low Voltage High Bandwidth Quad SPDT | Interface | 1 | Active | The STG3692 is a high-speed CMOS low voltage quad analog SPDT (single pole dual throw) switch or 2:1 multiplexer /demultiplexer switch developed in silicon gate C2MOS technology. It is designed to operate from 1.65 V to 4.3 V, making this device ideal for portable applications.
The nSEL inputs are provided to control the switch. The switch S1 is ON (connected to common ports Dn) when the nSEL input is held high and OFF (high impedance state exists between the two ports) when SEL is held low; the switch S2 is ON (connected to common port D) when the nSEL input is held low and OFF (high impedance state exists between the two ports) when nSEL is held high. Additional key features are fast switching speed, break-before-make delay time and ultra low power consumption. All inputs and outputs are equipped with protection circuits against static discharge, giving them ESD immunity and transient excess voltage. |
| Analog Switches, Multiplexers, Demultiplexers | 2 | Obsolete | ||
| Interface | 1 | Obsolete | ||
| Interface | 1 | Obsolete | ||
| Analog Switches, Multiplexers, Demultiplexers | 1 | Obsolete | ||
| Integrated Circuits (ICs) | 1 | Obsolete | ||
| Integrated Circuits (ICs) | 1 | Obsolete | ||
| Isolators - Gate Drivers | 2 | Obsolete | ||
STGAP1BSAutomotive galvanically isolated single gate driver | Isolators | 2 | Active | The STGAP1BS is a galvanically isolated single gate driver for N-channel MOSFETs and IGBTs with advanced protection, configuration and diagnostic features. The architecture of the STGAP1BS isolates the channel from the control and the low voltage interface circuitry through true galvanic isolation.
The gate driver is characterized by 5 A capability, making the device also suitable for high power inverter applications such as motor drivers in hybrid and electric vehicles and in industrial drives. The output driver section provides a rail-to-rail output with the possibility to use a negative gate driver supply.
The input to output propagation delay remains below 100 ns, providing high PWM control accuracy.
Protection functions such as the Miller clamp, desaturation detection, dedicated sense pin for overcurrent detection, output 2-level turn-off, VCEovervoltage protection, UVLO and OVLO are included to easily design high reliability systems. Open drain diagnostic outputs are included and detailed device conditions can be monitored through the SPI.
Each function parameter can be programmed via the SPI, making the device very flexible and allowing it to fit in a wide range of applications.
Separate sink and source outputs provide high flexibility and bill of material reduction for external components. |
STGAP2SICSNGalvanically isolated 4 A half-bridge dual channel gate driver | Evaluation Boards | 13 | Active | The STGAP2SICSN is a single gate driver which provides galvanic isolation between the gate driving channel and the low voltage control and interface circuitry.
The gate driver is characterized by 4 A capability and rail-to-rail outputs, making the device also suitable for mid and high power applications such as power conversion and motor driver inverters in industrial applications. The device is available in two different configurations. The configuration with separated output pins allows to independently optimize turn-on and turn-off by using dedicated gate resistors. The configuration featuring single output pin and Miller CLAMP function prevents gate spikes during fast commutations in half-bridge topologies. Both configurations provide high flexibility and bill of material reduction for external components.
The device integrates protection functions: UVLO with optimized value for SiC MOSFETs and thermal shutdown are included to easily design high reliability systems. Dual input pins allow choosing the control signal polarity and also implementing HW interlocking protection in order to avoid cross-conduction in case of controller malfunction. The input to output propagation delay results are contained within 75 ns, providing high PWM control accuracy. A standby mode is available in order to reduce idle power consumption. |