Zenode.ai Logo
Beta
ISO7220A-Q1

ISO7220A-Q1 Series

Automotive, dual-channel, 2/0, 1-Mbps digital isolator

Manufacturer: Texas Instruments

Catalog

Automotive, dual-channel, 2/0, 1-Mbps digital isolator

Key Features

1, 5, 25, and 150Mbps Signaling Rate OptionsLow Channel-to-Channel Output Skew; 1ns MaxLow Pulse-Width Distortion (PWD); 1ns MaxLow Jitter Content; 1ns Typ at 150Mbps50kV/µs Typical Transient ImmunityOperates with 2.8V (C-Grade), 3.3V, or 5V Supplies4kV ESD ProtectionHigh Electromagnetic Immunity–40°C to +125°C Operating RangeTypical 28-Year Life at Rated Voltage (see Isolation Lifetime Projection)Safety Related Certifications:DIN EN IEC 60747-17 (VDE 0884-17)UL 1577 component recognition programIEC 62368-1, IEC 61010-1, IEC 60601-1 and GB 4943.1 certifications1, 5, 25, and 150Mbps Signaling Rate OptionsLow Channel-to-Channel Output Skew; 1ns MaxLow Pulse-Width Distortion (PWD); 1ns MaxLow Jitter Content; 1ns Typ at 150Mbps50kV/µs Typical Transient ImmunityOperates with 2.8V (C-Grade), 3.3V, or 5V Supplies4kV ESD ProtectionHigh Electromagnetic Immunity–40°C to +125°C Operating RangeTypical 28-Year Life at Rated Voltage (see Isolation Lifetime Projection)Safety Related Certifications:DIN EN IEC 60747-17 (VDE 0884-17)UL 1577 component recognition programIEC 62368-1, IEC 61010-1, IEC 60601-1 and GB 4943.1 certifications

Description

AI
The ISO7220x-Q1 and ISO7221x-Q1 family devices are dual-channel digital isolators. To facilitate PCB layout, the channels are oriented in the same direction in the ISO7220x-Q1 and in opposite directions in the ISO7221x-Q1. These devices have a logic input and output buffer separated by TI’s silicon-dioxide (SiO2) isolation barrier, providing galvanic isolation of up to 4000VPK per VDE. Used in conjunction with isolated power supplies, these devices block high voltage and isolate grounds, as well as prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry. A binary input signal is conditioned, translated to a balanced signal, then differentiated by the isolation barrier. Across the isolation barrier, a differential comparator receives the logic transition information, then sets or resets a flip-flop and the output circuit accordingly. A periodic update pulse is sent across the barrier to verify that the proper dc level of the output. If this dc-refresh pulse is not received every 4µs, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic high state. The resulting time constant provides fast operation with signaling rates available from 0Mbps (DC) to 25Mbps (The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps). The A-option, and C-option devices have TTL input thresholds and a noise filter at the input that prevents transient pulses from being passed to the output of the device. The M-option devices have CMOS VCC/2 input thresholds and do not have the input noise filter and the additional propagation delay. The ISO7220x-Q1 and ISO7221x-Q1 family of devices require two supply voltages of 2.8V (C-Grade), 3.3V, 5V, or any combination. All inputs are 5V tolerant when supplied from a 2.8V or 3.3V supply and all outputs are 4mA CMOS. The ISO7220x-Q1 and ISO7221x-Q1 family of devices are characterized for operation over the ambient temperature range of –40°C to +125°C. The ISO7220x-Q1 and ISO7221x-Q1 family devices are dual-channel digital isolators. To facilitate PCB layout, the channels are oriented in the same direction in the ISO7220x-Q1 and in opposite directions in the ISO7221x-Q1. These devices have a logic input and output buffer separated by TI’s silicon-dioxide (SiO2) isolation barrier, providing galvanic isolation of up to 4000VPK per VDE. Used in conjunction with isolated power supplies, these devices block high voltage and isolate grounds, as well as prevent noise currents on a data bus or other circuits from entering the local ground and interfering with or damaging sensitive circuitry. A binary input signal is conditioned, translated to a balanced signal, then differentiated by the isolation barrier. Across the isolation barrier, a differential comparator receives the logic transition information, then sets or resets a flip-flop and the output circuit accordingly. A periodic update pulse is sent across the barrier to verify that the proper dc level of the output. If this dc-refresh pulse is not received every 4µs, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic high state. The resulting time constant provides fast operation with signaling rates available from 0Mbps (DC) to 25Mbps (The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps). The A-option, and C-option devices have TTL input thresholds and a noise filter at the input that prevents transient pulses from being passed to the output of the device. The M-option devices have CMOS VCC/2 input thresholds and do not have the input noise filter and the additional propagation delay. The ISO7220x-Q1 and ISO7221x-Q1 family of devices require two supply voltages of 2.8V (C-Grade), 3.3V, 5V, or any combination. All inputs are 5V tolerant when supplied from a 2.8V or 3.3V supply and all outputs are 4mA CMOS. The ISO7220x-Q1 and ISO7221x-Q1 family of devices are characterized for operation over the ambient temperature range of –40°C to +125°C.