NDP6020P Series
P-Channel Logic Level Enhancement Mode Field Effect Transistor -20V, -24A, 50mΩ
Manufacturer: ON Semiconductor
Catalog
P-Channel Logic Level Enhancement Mode Field Effect Transistor -20V, -24A, 50mΩ
Key Features
-24 A, -20 VRDS(ON)= 0.05 Ω @ VGS= -4.5 VRDS(ON)= 0.07 Ω @ VGS= -2.7 VRDS(ON)= 0.075 Ω @ VGS= -2.5 V.
• Critical DC electrical parameters specified at elevated temperature.
• Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor.
• 175°C maximum junction temperature rating.
• High density cell design for extremely low RDS(ON).
• TO-220 and TO-263 (D2PAK) package for both through hole and surface mount applications.
Description
AI
These logic level P-Channel enhancement mode power field effect transistors are produced using ON Semiconductor's proprietary, high cell density, DMOS technology. This very high density process has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as automotive, DC/DC converters, PWM motor controls, and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.