Catalog
3.3V 8 MHz to 135 MHz Dual FPD-Link Receiver
Key Features
• Up to 9.45 Gbit/s data throughput8 MHz to 135 MHz input clock supportSupports up to QXGA panel resolutionsSupports HDTV panel resolutions and frame rates up to 1920 x 1080pLVDS 30-bit, 24-bit or 18-bit color data inputsSupports single pixel and dual pixel interfacesSupports spread spectrum clockingTwo-wire serial communication interfaceProgrammable clock edge and control strobe selectPower down mode+3.3V supply voltage128-pin TQFP PackageCompliant to TIA/EIA-644-A-2001 LVDS StandardAll trademarks are the property of their respective owners.Up to 9.45 Gbit/s data throughput8 MHz to 135 MHz input clock supportSupports up to QXGA panel resolutionsSupports HDTV panel resolutions and frame rates up to 1920 x 1080pLVDS 30-bit, 24-bit or 18-bit color data inputsSupports single pixel and dual pixel interfacesSupports spread spectrum clockingTwo-wire serial communication interfaceProgrammable clock edge and control strobe selectPower down mode+3.3V supply voltage128-pin TQFP PackageCompliant to TIA/EIA-644-A-2001 LVDS StandardAll trademarks are the property of their respective owners.
Description
AI
The DS90C3202 is a 3.3V single/dual FPD-Link 10-bit color receiver is designed to be used in Liquid Crystal Display TVs, LCD Monitors, Digital TVs, and Plasma Display Panel TVs. The DS90C3202 is designed to interface between the digital video processor and the display device using the low-power, low-EMI LVDS (Low Voltage Differential Signaling) interface. The DS90C3202 converts up to ten LVDS data streams back into 70 bits of parallel LVCMOS/LVTTL data. The receiver can be programmed with rising edge or falling edge clock. Optional wo-wire serial programming allows fine tuning in development and production environments. With an input clock at 135 MHz, the maximum transmission rate of each LVDS line is 945 Mbps, for an aggregate throughput rate of 9.45 Gbps (945 Mbytes/s). This allows the dual 10-bit LVDS Receiver to support resolutions up to HDTV.
The DS90C3202 is a 3.3V single/dual FPD-Link 10-bit color receiver is designed to be used in Liquid Crystal Display TVs, LCD Monitors, Digital TVs, and Plasma Display Panel TVs. The DS90C3202 is designed to interface between the digital video processor and the display device using the low-power, low-EMI LVDS (Low Voltage Differential Signaling) interface. The DS90C3202 converts up to ten LVDS data streams back into 70 bits of parallel LVCMOS/LVTTL data. The receiver can be programmed with rising edge or falling edge clock. Optional wo-wire serial programming allows fine tuning in development and production environments. With an input clock at 135 MHz, the maximum transmission rate of each LVDS line is 945 Mbps, for an aggregate throughput rate of 9.45 Gbps (945 Mbytes/s). This allows the dual 10-bit LVDS Receiver to support resolutions up to HDTV.
