Zenode.ai Logo
20-DIP
Integrated Circuits (ICs)

74HCT373N,652

Obsolete
NXP USA Inc.

IC D-TYPE TRANSP SGL 8:8 20DIP

Deep-Dive with AI

Search across all available documentation for this part.

20-DIP
Integrated Circuits (ICs)

74HCT373N,652

Obsolete
NXP USA Inc.

IC D-TYPE TRANSP SGL 8:8 20DIP

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

Specification74HCT373N,652
Circuit8:8
Current - Output High6 mA
Current - Output Low6 mA
Delay Time - Propagation14 ns
Independent Circuits1
Logic TypeD-Type Transparent Latch
Mounting TypeThrough Hole
Operating Temperature (Max)125 °C
Operating Temperature (Min)-40 °C
Output TypeTri-State
Package Length0.3 in
Package Name20-DIP
Package Width7.62 mm
Voltage - Supply (Maximum)5.5 V
Voltage - Supply (Minimum)4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$Updated

CAD

3D models and CAD resources for this part

Description

General part information

74HCT373 Series

The MM74HCT373 octal D-type latches and MM74HCT374 Octal D-type flip flops advanced silicon-gate CMOS technology, which provides the inherent benefits of low power consumption and wide power supply range, but are LS-TTL input and output characteristic & pin-out compatible. The 3-STATE outputs are capable of driving 15 LS-TTL loads. All inputs are protected from damage due to static discharge by internal diodes to VCCand ground. When the MM74HCT373 LATCH ENABLE input is HIGH, the Q outputs will follow the D inputs. When the LATCH ENABLE goes LOW, data at the D inputs will be retained at the outputs until LATCH ENABLE returns HIGH again. When a high logic level is applied to the OUTPUT CONTROL input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements. The MM74HCT374 are positive edge triggered flip-flops. Data at the D inputs, meeting the setup and hold time requirements, are transferred to the Q outputs on positive going transitions of the CLOCK (CK) input. When a high logic level is applied to the OUTPUT CONTROL (OC) input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements. MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

Documents

Technical documentation and resources