Zenode.ai Logo
Beta
20-SSOP
Integrated Circuits (ICs)

SN74ACT534DBR

Obsolete
Texas Instruments

IC FF D-TYPE SNGL 8BIT 20SSOP

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet
20-SSOP
Integrated Circuits (ICs)

SN74ACT534DBR

Obsolete
Texas Instruments

IC FF D-TYPE SNGL 8BIT 20SSOP

Deep-Dive with AI

DocumentsDatasheet

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74ACT534DBR
Clock Frequency100 MHz
Current - Output High, Low24 mA
Current - Quiescent (Iq)4 çA
FunctionStandard
Input Capacitance4.5 pF
Max Propagation Delay @ V, Max CL11.5 ns
Mounting TypeSurface Mount
Number of Bits per Element8
Number of Elements1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeTri-State, Inverted
Package / Case20-SSOP
Supplier Device Package20-SSOP
Trigger TypePositive Edge
TypeD-Type
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V

SN74ACT534 Series

Octal Edge-Triggered D-Type Flip-Flops With 3-State Outputs

PartVoltage - Supply [Min]Voltage - Supply [Max]TypeClock FrequencySupplier Device PackageCurrent - Quiescent (Iq)Current - Output High, LowFunctionNumber of ElementsOperating Temperature [Max]Operating Temperature [Min]Trigger TypeMax Propagation Delay @ V, Max CLOutput TypeInput CapacitancePackage / CaseNumber of Bits per ElementMounting TypePackage / Case [y]Package / Case [y]Package / CasePackage / CasePackage / Case [x]
20-SSOP
Texas Instruments
4.5 V
5.5 V
D-Type
100 MHz
20-SSOP
4 çA
24 mA
Standard
1
85 °C
-40 °C
Positive Edge
11.5 ns
Tri-State
Inverted
4.5 pF
20-SSOP
8
Surface Mount
20-SOIC Pkg
Texas Instruments
4.5 V
5.5 V
D-Type
100 MHz
20-SOIC
4 çA
24 mA
Standard
1
85 °C
-40 °C
Positive Edge
11.5 ns
Tri-State
Inverted
4.5 pF
20-SOIC
8
Surface Mount
0.295 in
7.5 mm
20-DIP
Texas Instruments
4.5 V
5.5 V
D-Type
100 MHz
20-PDIP
4 çA
24 mA
Standard
1
85 °C
-40 °C
Positive Edge
11.5 ns
Tri-State
Inverted
4.5 pF
20-DIP
8
Through Hole
7.62 mm
0.3 in
20-pin (PW) package image
Texas Instruments
4.5 V
5.5 V
D-Type
100 MHz
20-TSSOP
4 çA
24 mA
Standard
1
85 °C
-40 °C
Positive Edge
11.5 ns
Tri-State
Inverted
4.5 pF
20-TSSOP
8
Surface Mount
4.4 mm
0.173 in
SOIC (DW)
Texas Instruments
4.5 V
5.5 V
D-Type
100 MHz
20-SOIC
4 çA
24 mA
Standard
1
85 °C
-40 °C
Positive Edge
11.5 ns
Tri-State
Inverted
4.5 pF
20-SOIC
8
Surface Mount
0.295 in
7.5 mm
20-SSOP
Texas Instruments
4.5 V
5.5 V
D-Type
100 MHz
20-SSOP
4 çA
24 mA
Standard
1
85 °C
-40 °C
Positive Edge
11.5 ns
Tri-State
Inverted
4.5 pF
20-SSOP
8
Surface Mount
INA4181A3QPWRQ1
Texas Instruments
4.5 V
5.5 V
D-Type
100 MHz
20-TSSOP
4 çA
24 mA
Standard
1
85 °C
-40 °C
Positive Edge
11.5 ns
Tri-State
Inverted
4.5 pF
20-TSSOP
8
Surface Mount
4.4 mm
0.173 in
20-SSOP
Texas Instruments
4.5 V
5.5 V
D-Type
100 MHz
20-SSOP
4 çA
24 mA
Standard
1
85 °C
-40 °C
Positive Edge
11.5 ns
Tri-State
Inverted
4.5 pF
20-SSOP
8
Surface Mount
20-TSSOP
Texas Instruments
4.5 V
5.5 V
D-Type
100 MHz
20-TSSOP
4 çA
24 mA
Standard
1
85 °C
-40 °C
Positive Edge
11.5 ns
Tri-State
Inverted
4.5 pF
20-TSSOP
8
Surface Mount
4.4 mm
0.173 in

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

SN74ACT534 Series

These octal edge-triggered D-type flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q\ outputs are set to the complements of the logic levels set up at the data (D) inputs.

A buffered output-enable (OE)\ input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

Documents

Technical documentation and resources