Specification	SN74HC10DT

Current - Output High, Low [custom]	5.2 mA
Current - Output High, Low [custom]	5.2 mA
Input Logic Level - High [Max]	4.2 V
Input Logic Level - High [Min]	1.5 V
Input Logic Level - Low [Max]	1.8 V
Input Logic Level - Low [Min]	0.5 V
Logic Type	NAND Gate
Max Propagation Delay @ V, Max CL	16 ns
Mounting Type	Surface Mount
Number of Circuits	3
Number of Inputs	3
Operating Temperature [Max]	85 °C
Operating Temperature [Min]	-40 °C
Package / Case	14-SOIC
Package / Case [x]	0.154 in
Package / Case [y]	3.9 mm
Voltage - Supply [Max]	6 V
Voltage - Supply [Min]	2 V

SN74HC10-EP Series

Enhanced product 3-ch, 3-input, 2-V to 6-V 5.2 mA drive strength NAND gate

Part	Input Logic Level - Low [Max]	Input Logic Level - Low [Min]	Current - Output High, Low [custom]	Current - Output High, Low [custom]	Input Logic Level - High [Min]	Input Logic Level - High [Max]	Voltage - Supply [Min]	Voltage - Supply [Max]	Package / Case	Package / Case [y]	Package / Case [x]	Operating Temperature [Max]	Operating Temperature [Min]	Mounting Type	Max Propagation Delay @ V, Max CL	Number of Inputs	Number of Circuits	Logic Type	Supplier Device Package	Package / Case [custom]	Package / Case [custom]	Package / Case	Package / Case	Grade	Qualification
Texas Instruments SN74HC10N	1.8 V	0.5 V	5.2 mA	5.2 mA	1.5 V	4.2 V	2 V	6 V	14-DIP	7.62 mm	0.3 "	85 °C	-40 °C	Through Hole	16 ns	3	3	NAND Gate
Texas Instruments CD74HC10M96	1.8 V	0.5 V	5.2 mA	5.2 mA	1.5 V	4.2 V	2 V	6 V	14-SOIC	3.9 mm	0.154 in	125 °C	-55 °C	Surface Mount	17 ns	3	3	NAND Gate
Texas Instruments SN74HC10PWR	1.8 V	0.5 V	5.2 mA	5.2 mA	1.5 V	4.2 V	2 V	6 V	14-TSSOP			85 °C	-40 °C	Surface Mount	16 ns	3	3	NAND Gate	14-TSSOP	0.173 "	4.4 mm
Texas Instruments SN74HC10QDREP	1.8 V	0.5 V	5.2 mA	5.2 mA	1.5 V	4.2 V	2 V	6 V	14-SOIC	3.9 mm	0.154 in	125 °C	-40 °C	Surface Mount	16 ns	3	3	NAND Gate
Texas Instruments SN74HC10DBR	1.8 V	0.5 V	5.2 mA	5.2 mA	1.5 V	4.2 V	2 V	6 V	14-SSOP			85 °C	-40 °C	Surface Mount	16 ns	3	3	NAND Gate	14-SSOP			5.3 mm	0.209 "
Texas Instruments SN74HC10NSR	1.8 V	0.5 V	5.2 mA	5.2 mA	1.5 V	4.2 V	2 V	6 V	14-SOIC	5.3 mm	0.209 "	85 °C	-40 °C	Surface Mount	16 ns	3	3	NAND Gate	14-SO
Texas Instruments SN74HC10D	1.8 V	0.5 V	5.2 mA	5.2 mA	1.5 V	4.2 V	2 V	6 V	14-SOIC	3.9 mm	0.154 in	85 °C	-40 °C	Surface Mount	16 ns	3	3	NAND Gate
Texas Instruments SN74HC10QPWRQ1	1.8 V	0.5 V	5.2 mA	5.2 mA	1.5 V	4.2 V	2 V	6 V	14-TSSOP			125 °C	-40 °C	Surface Mount	16 ns	3	3	NAND Gate	14-TSSOP	0.173 "	4.4 mm			Automotive	AEC-Q100
Texas Instruments SN74HC10DT	1.8 V	0.5 V	5.2 mA	5.2 mA	1.5 V	4.2 V	2 V	6 V	14-SOIC	3.9 mm	0.154 in	85 °C	-40 °C	Surface Mount	16 ns	3	3	NAND Gate
Texas Instruments SN74HC10NSRE4	1.8 V	0.5 V	5.2 mA	5.2 mA	1.5 V	4.2 V	2 V	6 V	14-SOIC	5.3 mm	0.209 "	85 °C	-40 °C	Surface Mount	16 ns	3	3	NAND Gate	14-SO

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Cut Tape (CT)	1	$ 1.10
	Digi-Reel®	1	$ 1.10
	Tape & Reel (TR)	1000	$ 0.50
		2500	$ 0.47
		6250	$ 0.44
		12500	$ 0.43
Texas Instruments	SMALL T&R	1	$ 0.82
		100	$ 0.63
		250	$ 0.46
		1000	$ 0.33

Description

General part information

SN74HC10-EP Series

The SN74HC10 device contains three independent 3-input NAND gates. It performs the Boolean function Y = (A • B • C)\ or Y = A\ + B\ + C\ in positive logic.

Documents

Technical documentation and resources

Datasheet

SN74HC10DT

Deep-Dive with AI

SN74HC10DT

Deep-Dive with AI

Technical Specifications

SN74HC10-EP Series

Pricing

Description

SN74HC10-EP Series

Documents

Datasheet

SN54/74HCT CMOS Logic Family Applications and Restrictions

Signal Switch Data Book (Rev. A)

TI IBIS File Creation, Validation, and Distribution Processes

Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)

Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc

Input and Output Characteristics of Digital Integrated Circuits

Implications of Slow or Floating CMOS Inputs (Rev. E)

Live Insertion

LOGIC Pocket Data Book (Rev. B)

CMOS Power Consumption and CPD Calculation (Rev. B)

Logic Guide (Rev. AB)

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

Designing With Logic (Rev. C)

SN74HC10-EP Series