Integrated Circuits (ICs)

CD54HC73F3A

Active

HIGH SPEED CMOS LOGIC DUAL NEGATIVE-EDGE TRIGGER J-K FLIP-FLOPS WITH RESET

Search across all available documentation for this part.

Integrated Circuits (ICs)

Active

HIGH SPEED CMOS LOGIC DUAL NEGATIVE-EDGE TRIGGER J-K FLIP-FLOPS WITH RESET

Technical Specifications

Parameters and characteristics for this part

Specification	CD54HC73F3A

Clock Frequency	60 MHz
Current - Output High, Low [custom]	5.2 mA
Current - Output High, Low [custom]	5.2 mA
Current - Quiescent (Iq)	4 çA
Function	Reset
Input Capacitance	10 pF
Max Propagation Delay @ V, Max CL	28 ns
Mounting Type	Through Hole
Number of Bits per Element	1
Number of Elements	2
Operating Temperature [Max]	125 °C
Operating Temperature [Min]	-55 °C
Output Type	Complementary
Package / Case	14-CDIP
Supplier Device Package	14-CDIP
Trigger Type	Negative Edge
Type	JK Type
Voltage - Supply [Max]	6 V
Voltage - Supply [Min]	2 V

High Speed CMOS Logic Dual Negative-Edge Trigger J-K Flip-Flops with Reset

Part	Supplier Device Package	Max Propagation Delay @ V, Max CL	Output Type	Number of Elements	Input Capacitance	Trigger Type	Clock Frequency	Current - Output High, Low [custom]	Current - Output High, Low [custom]	Function	Voltage - Supply [Min]	Voltage - Supply [Max]	Mounting Type	Type	Package / Case	Operating Temperature [Max]	Operating Temperature [Min]	Current - Quiescent (Iq)	Number of Bits per Element
Texas Instruments CD54HC73F3A	14-CDIP	28 ns	Complementary	2	10 pF	Negative Edge	60 MHz	5.2 mA	5.2 mA	Reset	2 V	6 V	Through Hole	JK Type	14-CDIP	125 °C	-55 °C	4 çA	1
Texas Instruments CD54HC73F	14-CDIP	28 ns	Complementary	2	10 pF	Negative Edge	60 MHz	5.2 mA	5.2 mA	Reset	2 V	6 V	Through Hole	JK Type	14-CDIP	125 °C	-55 °C	4 çA	1

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

General part information

High Speed CMOS Logic Dual Negative-Edge Trigger J-K Flip-Flops with Reset

Technical documentation and resources