Zenode.ai Logo
Beta
SOIC (D)
Integrated Circuits (ICs)

TLC552CD

Active
Texas Instruments

STANDARD TIMER DUAL 0°C 70°C 14-PIN SOIC TUBE

Deep-Dive with AI

Search across all available documentation for this part.

SOIC (D)
Integrated Circuits (ICs)

TLC552CD

Active
Texas Instruments

STANDARD TIMER DUAL 0°C 70°C 14-PIN SOIC TUBE

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationTLC552CD
Current - Supply1.6 mA
Frequency2.8 MHz
Mounting TypeSurface Mount
Operating Temperature [Max]70 °C
Operating Temperature [Min]0 °C
Package / Case14-SOIC
Package / Case [x]0.154 in
Package / Case [y]3.9 mm
Type555 Type, Timer/Oscillator (Dual)
Voltage - Supply [Max]18 V
Voltage - Supply [Min]1 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTube 1$ 3.51
10$ 3.15
50$ 2.98
Texas InstrumentsTUBE 1$ 2.98
100$ 2.61
250$ 1.83
1000$ 1.48

Description

General part information

TLC552 Series

The TLC552 is a dual monolithic timing circuit fabricated using TI LinCMOSTMprocess, which provides full compatibility with CMOS, TTL, and MOS logic and operation at frequencies up to 2 MHz. Accurate time delays and oscillations are possible with smaller, less-expensive timing capacitors than the NE555 because of the high input impedance. Power consumption is low across the full range of power supply voltages.

Like the NE556, the TLC552 has a trigger level approximately one-third of the supply voltage and a threshold level approximately two-thirds of the supply voltage. These levels can be altered by use of the control voltage terminal. When the trigger input falls below the trigger level, the flip-flop is set and the output goes high. If the trigger input is above the trigger level and the threshold input is above the threshold level, the flip-flop is reset and the output is low. The reset input can override all other inputs and can be used to initiate a new timing cycle. If the reset input is low, the flip-flop is reset and the output is low. Whenever the output is low, a low-impedance path is provided between the discharge terminal and ground.

While the CMOS output is capable of sinking over 100 mA and sourcing over 10 mA, the TLC552 exhibits greatly reduced supply-current spikes during output transitions. This minimizes the need for the large decoupling capacitors required by the NE556.

Documents

Technical documentation and resources