SN74ABT16843DL
Active18-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
Deep-Dive with AI
Search across all available documentation for this part.
SN74ABT16843DL
Active18-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74ABT16843DL |
|---|---|
| Circuit | 9 |
| Current - Output High, Low [custom] | 64 mA |
| Current - Output High, Low [custom] | 32 mA |
| Delay Time - Propagation | 4 ns |
| Independent Circuits | 2 |
| Logic Type | D-Type Transparent Latch |
| Mounting Type | Surface Mount |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output Type | Tri-State |
| Package / Case | 0.295 in |
| Package / Case | 56-BSSOP |
| Package / Case | 7.5 mm |
| Supplier Device Package | 56-SSOP |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 4.5 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tube | 1 | $ 3.27 | |
| 20 | $ 2.94 | |||
| 40 | $ 2.78 | |||
| 100 | $ 2.41 | |||
| 260 | $ 2.28 | |||
| 500 | $ 2.17 | |||
| Texas Instruments | TUBE | 1 | $ 3.51 | |
| 100 | $ 3.08 | |||
| 250 | $ 2.16 | |||
| 1000 | $ 1.74 | |||
Description
General part information
SN74ABT16843 Series
The 'ABT16843 18-bit bus-interface D-type latches are designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.
The 'ABT16843 can be used as two 9-bit latches or one 18-bit latch. The 18 latches are transparent D-type latches. The device provides true data at its outputs.
A buffered output-enable (OE\) input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or a high-impedance state. The outputs are in the high-impedance state during power up and power down. The outputs remain in the high-impedance state while the device is powered down. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.
Documents
Technical documentation and resources