Zenode.ai Logo
Beta
SSOP (DBQ)
Integrated Circuits (ICs)

CY74FCT825CTQCT

Active
Texas Instruments

8-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

Deep-Dive with AI

Search across all available documentation for this part.

SSOP (DBQ)
Integrated Circuits (ICs)

CY74FCT825CTQCT

Active
Texas Instruments

8-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

Technical Specifications

Parameters and characteristics for this part

SpecificationCY74FCT825CTQCT
Current - Output High, Low [custom]64 mA
Current - Output High, Low [custom]32 mA
Current - Quiescent (Iq)200 µA
Input Capacitance5 pF
Max Propagation Delay @ V, Max CL6 ns
Mounting TypeSurface Mount
Number of Bits per Element8
Number of Elements1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeTri-State, Non-Inverted
Package / Case24-SSOP
Package / Case [custom]0.154 ", 3.9 mm
Supplier Device Package24-SSOP
Trigger TypePositive Edge
TypeD-Type
Voltage - Supply [Max]5.25 V
Voltage - Supply [Min]4.75 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 1.44
10$ 1.28
25$ 1.22
100$ 1.00
250$ 0.94
500$ 0.83
1000$ 0.65
Digi-Reel® 1$ 1.44
10$ 1.28
25$ 1.22
100$ 1.00
250$ 0.94
500$ 0.83
1000$ 0.65
Tape & Reel (TR) 2500$ 0.61
5000$ 0.58
12500$ 0.56
Texas InstrumentsLARGE T&R 1$ 1.06
100$ 0.82
250$ 0.60
1000$ 0.43

Description

General part information

CY74FCT825T Series

This bus-interface register is designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider address/data paths or buses carrying parity. The CY74FCT825T is an 8-bit buffered register with all the CY74FCT823T controls, plus multiple enables (OE\1, OE\2, OE\3) to allow multiuser control of the interface, e.g., CS\, DMA, and RD/WR\. This device is ideal for use as an output port requiring high IOL/IOH.

This device is designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs. Outputs are designed for low-capacitance bus loading in the high-impedance state.

This device is fully specified for partial-power-down applications using Ioff. The Ioffcircuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.