
SN74ABTH18652APM
ActiveSCAN TEST DEVICES WITH 18-BIT TRANSCEIVERS AND REGISTERS
Deep-Dive with AI
Search across all available documentation for this part.

SN74ABTH18652APM
ActiveSCAN TEST DEVICES WITH 18-BIT TRANSCEIVERS AND REGISTERS
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74ABTH18652APM |
|---|---|
| Logic Type | Scan Test Device With Transceivers And Registers |
| Mounting Type | Surface Mount |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Package / Case | 64-LQFP |
| Supplier Device Package | 64-LQFP (10x10) |
| Supply Voltage [Max] | 5.5 V |
| Supply Voltage [Min] | 4.5 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tray | 160 | $ 14.06 | |
| Texas Instruments | JEDEC TRAY (10+1) | 1 | $ 14.18 | |
| 100 | $ 12.38 | |||
| 250 | $ 9.55 | |||
| 1000 | $ 8.54 | |||
Description
General part information
SN74ABTH18652A Series
The 'ABTH18652A and 'ABTH182652A scan test devices with 18-bit bus transceivers and registers are members of the Texas Instruments SCOPETMtestability integrated-circuit family. This family of devices supports IEEE Standard 1149.1-1990 boundary scan to facilitate testing of complex circuit-board assemblies. Scan access to the test circuitry is accomplished via the 4-wire test access port (TAP) interface.
In the normal mode, these devices are 18-bit bus transceivers and registers that allow for multiplexed transmission of data directly from the input bus or from the internal registers. They can be used either as two 9-bit transceivers or one 18-bit transceiver. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self test on the boundary-test cells. Activating the TAP in the normal mode does not affect the functional operation of the SCOPETMbus transceivers and registers.
Data flow in each direction is controlled by clock (CLKAB and CLKBA), select (SAB and SBA), and output-enable (OEAB and) inputs. For A-to-B data flow, data on the A bus is clocked into the associated registers on the low-to-high transition of CLKAB. When SAB is low, real-time A data is selected for presentation to the B bus (transparent mode). When SAB is high, stored A data is selected for presentation to the B bus (registered mode). When OEAB is high, the B outputs are active. When OEAB is low, the B outputs are in the high-impedance state. Control for B-to-A data flow is similar to that for A-to-B data flow, but uses CLKBA, SBA, andinputs. Since theinput is active-low, the A outputs are active whenis low and are in the high-impedance state whenis high. Figure 1 illustrates the four fundamental bus-management functions that are performed with the 'ABTH18652A and 'ABTH182652A.
Documents
Technical documentation and resources