Zenode.ai Logo
Beta
8-VSON
Integrated Circuits (ICs)

BD3539NUX-TR

Active
Rohm Semiconductor

1A VARIABLE OUTPUT TERMINATION REGULATOR FOR DDR-SDRAMS

Deep-Dive with AI

Search across all available documentation for this part.

8-VSON
Integrated Circuits (ICs)

BD3539NUX-TR

Active
Rohm Semiconductor

1A VARIABLE OUTPUT TERMINATION REGULATOR FOR DDR-SDRAMS

Technical Specifications

Parameters and characteristics for this part

SpecificationBD3539NUX-TR
ApplicationsConverter, DDR SDRAM
Mounting TypeSurface Mount
Number of Outputs1
Operating Temperature [Max]100 °C
Operating Temperature [Min]-30 ░C
Package / Case8-UFDFN Exposed Pad
Supplier Device PackageVSON008X2030
Voltage - Input [Max]5.5 V
Voltage - Input [Min]2.7 V
Voltage - OutputAdjustable

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 2.08
10$ 1.33
25$ 1.13
100$ 0.91
250$ 0.80
500$ 0.73
1000$ 0.68
Digi-Reel® 1$ 2.08
10$ 1.33
25$ 1.13
100$ 0.91
250$ 0.80
500$ 0.73
1000$ 0.68
N/A 3909$ 1.22
Tape & Reel (TR) 4000$ 0.44
NewarkEach (Supplied on Cut Tape) 1$ 1.45
10$ 1.11
25$ 1.00
50$ 0.89
100$ 0.79
250$ 0.75
500$ 0.71
1000$ 0.65

Description

General part information

BD3539 Series

BD3539FVM is a termination regulator that complies with JEDEC requirements for DDR1-SDRAM, DDR2-SDRAM, and DDR3-SDRAM. This linear power supply uses a built-in N-channel MOSFET and high-speed OP-AMPS specially designed to provide excellent transient response. It has a sink/source current capability of up to 1A and has a power supply bias requirement of 3.3 V (for DDR2 and DDR3) and 5.0 V (for DDR1, DDR2, and DDR3) for driving the N-channel MOSFET. By employing an independent reference voltage input (VDDQ) and a feedback pin (VTTS), this termination regulator provides excellent output voltage accuracy and load regulation as required by JEDEC standards. Additionally, BD3539 has a reference power supply output (VREF)for DDR-SDRAM or for memory controllers. Unlike the VTT output that goes to "Hi-Z" state, the VREF output is kept unchanged when EN input is changed to "Low", making this IC suitable for DDR-SDRAM under "Self Refresh" state.

Documents

Technical documentation and resources

BD3539NUX-TR Flammability

Related Document

Solder Joint Rate and Thermal Resistance of Exposed Pad

Thermal Design

Five Steps for Successful Thermal Design of IC

White Paper

BD3539NUX Data Sheet

Data Sheet

VSON008X2030 Package Information

Package Information

Heat Dissipation Effect of Thermal Via in Exposed Pad Type Package

Thermal Design

Overview of ROHM's Simulation Models(for ICs and Discrete Semiconductors)

Technical Article

Anti-Whisker formation

Package Information

Impedance Characteristics of Bypass Capacitor

Schematic Design & Verification

Thermal Calculation for Linear Regulator

Thermal Design

Power Source ON/OFF Characteristics for Linear Regulator

Schematic Design & Verification

How to Use the Two-Resistor Model

Thermal Design

Problem Situations: Power Supply Does Not Start

Schematic Design & Verification

What Is Thermal Design

Thermal Design

Calculating Junction Temperature from Inrush Current

Thermal Design

Reverse Voltage Protection

Schematic Design & Verification

Factory Information

Manufacturing Data

Suppression Method of Switching Noise Using Linear Regulator and Low Pass Filter

Schematic Design & Verification

Power Supply Sequence Circuit with General Purpose Power Supply IC

Schematic Design & Verification

How to Use the Thermal Resistance and Thermal Characteristics Parameters

Thermal Design

Six Steps for Successful Thermal Design of LDO Regulator ICs

White Paper

Measurement Method for Phase Margin with Frequency Response Analyzer (FRA)

Schematic Design & Verification

θ<sub>JA</sub> and Ψ<sub>JT</sub>

Thermal Design

Judgment Criteria of Thermal Evaluation

Thermal Design

Basics of Thermal Resistance and Heat Dissipation

Thermal Design

Precautions When Measuring the Rear of the Package with a Thermocouple

Thermal Design

Basics of Linear Regulators

Schematic Design & Verification

Compliance with the ELV directive

Environmental Data

Method for Calculating Junction Temperature from Transient Thermal Resistance Data

Thermal Design

Design Guide and Example of Stencil for Exposed Pad

Thermal Design

How to Select Reverse Current Protection Diodes for LDO Regulators

Schematic Design & Verification

θ<sub>JC</sub> and Ψ<sub>JT</sub>

Thermal Design

Thermal Resistance

Thermal Design

PCB Layout Thermal Design Guide

Thermal Design

Connecting LDOs in Parallel

Schematic Design & Verification

Simple Test Method for Estimating the Stability of Linear Regulators

Schematic Design & Verification