Zenode.ai Logo
Beta
CDIP (J)
Integrated Circuits (ICs)

SNJ54AS174J

Active
Texas Instruments

HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

Deep-Dive with AI

Search across all available documentation for this part.

CDIP (J)
Integrated Circuits (ICs)

SNJ54AS174J

Active
Texas Instruments

HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

Technical Specifications

Parameters and characteristics for this part

SpecificationSNJ54AS174J
Clock Frequency100 MHz
Current - Output High, Low [custom]20 mA
Current - Output High, Low [custom]2 mA
Current - Quiescent (Iq)45 mA
Max Propagation Delay @ V, Max CL11.5 ns
Mounting TypeThrough Hole
Number of Bits per Element6
Number of Elements1
Operating Temperature [Max]125 °C
Operating Temperature [Min]-55 °C
Output TypeNon-Inverted
Package / Case7.62 mm, 0.3 in
Package / Case16-CDIP
Supplier Device Package16-CDIP
Trigger TypePositive Edge
TypeD-Type
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
Texas InstrumentsTUBE 1$ 70.57
100$ 68.45
250$ 56.99
1000$ 53.06

Description

General part information

SN54AS174 Series

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct-clear (CLR)\ input. The ’ALS175 and ’AS175B feature complementary outputs from each flip-flop.

Information at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

These circuits are fully compatible for use with most TTL circuits.