Zenode.ai Logo
Beta
14-SOIC
Integrated Circuits (ICs)

DS91D180TMAX/NOPB

Active
Texas Instruments

100-MHZ M-LVDS LINE DRIVER/RECEIVER PAIR

Deep-Dive with AI

Search across all available documentation for this part.

14-SOIC
Integrated Circuits (ICs)

DS91D180TMAX/NOPB

Active
Texas Instruments

100-MHZ M-LVDS LINE DRIVER/RECEIVER PAIR

Technical Specifications

Parameters and characteristics for this part

SpecificationDS91D180TMAX/NOPB
Data Rate200 Mbps
DuplexHalf
Mounting TypeSurface Mount
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case14-SOIC
Package / Case [x]0.154 in
Package / Case [y]3.9 mm
ProtocolLVDS
TypeTransceiver
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTape & Reel (TR) 2500$ 2.06
5000$ 1.98
Texas InstrumentsLARGE T&R 1$ 3.09
100$ 2.71
250$ 1.90
1000$ 1.53

Description

General part information

DS91D180 Series

The DS91D180 and DS91C180 are 100 MHz M-LVDS (Multipoint Low Voltage Differential Signaling) line driver/receiver pairs designed for applications that utilize multipoint networks (e.g. clock distribution in ATCA and uTCA based systems). M-LVDS is a bus interface standard (TIA/EIA-899) optimized for multidrop networks. Controlled edge rates, tight input receiver thresholds and increased drive strength are sone of the key enhancments that make M-LVDS devices an ideal choice for distributing signals via multipoint networks.

The DS91D180/DS91C180 driver input accepts LVTTL/LVCMOS signals and converts them to differential M-LVDS signal levels. The DS91D180/DS91C180 receiver accepts low voltage differential signals (LVDS, B-LVDS, M-LVDS, LV-PECL and CML) and converts them to 3V LVCMOS signals. The DS91D180 device has a M-LVDS type 1 receiver input with no offset.The DS91C180 device has a type 2 receiver input which enable failsafe functionality.

The DS91D180 and DS91C180 are 100 MHz M-LVDS (Multipoint Low Voltage Differential Signaling) line driver/receiver pairs designed for applications that utilize multipoint networks (e.g. clock distribution in ATCA and uTCA based systems). M-LVDS is a bus interface standard (TIA/EIA-899) optimized for multidrop networks. Controlled edge rates, tight input receiver thresholds and increased drive strength are sone of the key enhancments that make M-LVDS devices an ideal choice for distributing signals via multipoint networks.