Zenode.ai Logo
Beta
16-TSSOP
Integrated Circuits (ICs)

NLV74HC165ADTR2G

Obsolete
ON Semiconductor

8-BIT SERIAL OR PARALLEL-INPUT/SERIAL OUTPUT SHIFT REGISTER

Deep-Dive with AI

Search across all available documentation for this part.

16-TSSOP
Integrated Circuits (ICs)

NLV74HC165ADTR2G

Obsolete
ON Semiconductor

8-BIT SERIAL OR PARALLEL-INPUT/SERIAL OUTPUT SHIFT REGISTER

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationNLV74HC165ADTR2G
FunctionParallel or Serial to Serial
GradeAutomotive
Logic TypeShift Register
Mounting TypeSurface Mount
Number of Bits per Element8
Number of Elements1
Operating Temperature [Max]125 °C
Operating Temperature [Min]-55 °C
Output TypeComplementary
Package / Case16-TSSOP
Package / Case [x]0.173 in
Package / Case [y]4.4 mm
QualificationAEC-Q100
Supplier Device Package16-TSSOP
Voltage - Supply [Max]6 V
Voltage - Supply [Min]2 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.54
10$ 0.47
25$ 0.43
100$ 0.32
250$ 0.27
500$ 0.26
1000$ 0.19
Digi-Reel® 1$ 0.54
10$ 0.47
25$ 0.43
100$ 0.32
250$ 0.27
500$ 0.26
1000$ 0.19
NewarkEach (Supplied on Full Reel) 1$ 0.21
3000$ 0.21
6000$ 0.19
12000$ 0.18
18000$ 0.17
30000$ 0.16

Description

General part information

MC74HC165A Series

The MC74HC165A is identical in pinout to the LS165. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.This device is an 8-bit shift register with complementary outputs from the last stage. Data may be loaded into the register either in parallel or in serial form. When the Serial Shift/Parallel Load(bar) input is low, the data is loaded asynchronously in parallel. When the Serial Shift/Parallel Load(bar) input is high, the data is loaded serially on the rising edge of either Clock or Clock Inhibit (see the Function Table).The 2-input NOR clock may be used either by combining two independent clock sources or by designating one of the clock inputs to act as a clock inhibit.