Deep-Dive with AI
Search across all available documentation for this part.
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | CD4094BNSR |
|---|---|
| Function | Serial to Parallel |
| Logic Type | Shift Register |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 8 |
| Number of Elements | 1 |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -55 °C |
| Output Type | Tri-State |
| Package / Case | 0.209 " |
| Package / Case | 16-SOIC |
| Package / Case | 5.3 mm |
| Supplier Device Package | 16-SO |
| Voltage - Supply [Max] | 18 V |
| Voltage - Supply [Min] | 3 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 0.63 | |
| 10 | $ 0.54 | |||
| 25 | $ 0.51 | |||
| 100 | $ 0.40 | |||
| 250 | $ 0.38 | |||
| 500 | $ 0.32 | |||
| 1000 | $ 0.25 | |||
| Digi-Reel® | 1 | $ 0.63 | ||
| 10 | $ 0.54 | |||
| 25 | $ 0.51 | |||
| 100 | $ 0.40 | |||
| 250 | $ 0.38 | |||
| 500 | $ 0.32 | |||
| 1000 | $ 0.25 | |||
| Tape & Reel (TR) | 2000 | $ 0.22 | ||
| 6000 | $ 0.21 | |||
| 10000 | $ 0.19 | |||
| 50000 | $ 0.18 | |||
| Texas Instruments | LARGE T&R | 1 | $ 0.41 | |
| 100 | $ 0.28 | |||
| 250 | $ 0.21 | |||
| 1000 | $ 0.14 | |||
Description
General part information
CD4094B-MIL Series
CD4094B is an 8-stage serial shift register having a storage latch associated with each stage for strobing data from the serial input to parallel buffered 3-state outputs. The parallel outputs may be connected directly to common bus lines. Data is shifted on positive clock transitions. The data in each shift register stage is transferred to the storage register when the STROBE input is high. Data in the storage register appears at the outputs whenever the OUTPUT-ENABLE signal is high.
Two serial outputs are available for cascading a number of CD4094B devices. Data is available at the QSserial output terminal on positive clock edges to allow for high-speed operation in cascaded systems in which the clock rise time is fast. The same serial information, available at the Q'Sterminal on the next negative clock edge, provides a means for cascading CD4094B devices when the clock rise time is slow.
The CD4094B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).
Documents
Technical documentation and resources
