Zenode.ai Logo
Beta
SOIC (D)
Integrated Circuits (ICs)

SN74ALS175DR

Active
Texas Instruments

QUADRUPLE D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR

Deep-Dive with AI

Search across all available documentation for this part.

SOIC (D)
Integrated Circuits (ICs)

SN74ALS175DR

Active
Texas Instruments

QUADRUPLE D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74ALS175DR
Clock Frequency50 MHz
Current - Output High, Low [custom]400 µA
Current - Output High, Low [custom]8 mA
Current - Quiescent (Iq)14 mA
Max Propagation Delay @ V, Max CL17 ns
Mounting TypeSurface Mount
Number of Bits per Element4
Number of Elements1
Operating Temperature [Max]70 °C
Operating Temperature [Min]0 °C
Output TypeComplementary
Package / Case16-SOIC
Package / Case [x]0.154 in
Package / Case [y]3.9 mm
Supplier Device Package16-SOIC
Trigger TypePositive Edge
TypeD-Type
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.86
10$ 0.77
25$ 0.73
100$ 0.60
250$ 0.56
500$ 0.50
1000$ 0.39
Digi-Reel® 1$ 0.86
10$ 0.77
25$ 0.73
100$ 0.60
250$ 0.56
500$ 0.50
1000$ 0.39
Tape & Reel (TR) 2500$ 0.37
5000$ 0.35
12500$ 0.33
25000$ 0.32
Texas InstrumentsLARGE T&R 1$ 0.74
100$ 0.57
250$ 0.42
1000$ 0.30

Description

General part information

SN74ALS175 Series

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct-clear (CLR)\ input. The ’ALS175 and ’AS175B feature complementary outputs from each flip-flop.

Information at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

These circuits are fully compatible for use with most TTL circuits.