Zenode.ai Logo
Beta
DRL-6-SOT Pkg
Integrated Circuits (ICs)

SN74AVC1T45DRLR

Active
Texas Instruments

SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE-LEVEL SHIFTING AND 3-STATE OUTPUTS

Deep-Dive with AI

Search across all available documentation for this part.

DRL-6-SOT Pkg
Integrated Circuits (ICs)

SN74AVC1T45DRLR

Active
Texas Instruments

SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE-LEVEL SHIFTING AND 3-STATE OUTPUTS

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74AVC1T45DRLR
Channel TypeBidirectional
Channels per Circuit1
Data Rate500 Mbps
Mounting TypeSurface Mount
Number of Circuits1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeTri-State, Non-Inverted
Package / CaseSOT-666, SOT-563
Supplier Device PackageSOT-5X3
Translator TypeVoltage Level
Voltage - VCCA [Max]3.6 V
Voltage - VCCA [Min]1.2 V
Voltage - VCCB [Max]3.6 V
Voltage - VCCB [Min]1.2 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.68
10$ 0.60
25$ 0.56
100$ 0.46
250$ 0.43
500$ 0.36
1000$ 0.29
Digi-Reel® 1$ 0.68
10$ 0.60
25$ 0.56
100$ 0.46
250$ 0.43
500$ 0.36
1000$ 0.29
Tape & Reel (TR) 4000$ 0.26
8000$ 0.25
12000$ 0.24
28000$ 0.23
Texas InstrumentsLARGE T&R 1$ 0.41
100$ 0.28
250$ 0.21
1000$ 0.14

Description

General part information

SN74AVC1T45 Series

This single-bit noninverting bus transceiver uses two separate configurable power-supply rails. The SN74AVC1T45 is operational with VCCA/VCCB as low as 1.2V.

The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.2V to 3.6V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.2V to 3.6V. This allows for universal low-voltage, bidirectional translation between any of the 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V voltage nodes.

The SN74AVC1T45 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input activate either the B-port outputs or the A-port outputs. The device transmits data from the A bus to the B bus when the B-port outputs are activated and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports always is active and must have a logic HIGH or LOW level applied to prevent excess ICC and ICCZ.

Documents

Technical documentation and resources

LCD Module Interface Application Clip

More literature

Dynamic Output Control (DOC) Circuitry Technology And Applications (Rev. B)

Application note

SN74AVC1T45 Single-Bit Dual-Supply Bus Transceiver With Configurable Voltage Translation and 3-State Outputs datasheet (Rev. K)

Data sheet

Schematic Checklist - A Guide to Designing with Auto-Bidirectional Translators

Application note

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

Application note

Schematic Checklist - A Guide to Designing With Fixed or Direction Control Translators

Application note

PMP7977 User's Guide

User guide

Standard Linear & Logic for PCs, Servers & Motherboards

More literature

Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards (Rev. B)

Application note

TI Power Reference Design for Xilinx® Artix®-7 (AC701)

Test report

Generic AVC and LVC Direction Controlled Translation EVM (Rev. B)

EVM User's guide

Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A)

Application note

Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)

Application note

LOGIC Pocket Data Book (Rev. B)

User guide

Voltage Translation Buying Guide (Rev. A)

Selection guide

Logic Guide (Rev. AB)

Selection guide

AVC Logic Family Technology and Applications (Rev. A)

Application note

AVC Advanced Very-Low-Voltage CMOS Logic Data Book, March 2000 (Rev. C)

User guide

16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)

Application note

Selecting the Right Level Translation Solution (Rev. A)

Application note