Zenode.ai Logo
Beta
24-SOIC
Integrated Circuits (ICs)

SN74BCT8245ADWR

Active
Texas Instruments

IEEE STD 1149.1 (JTAG) BOUNDARY-SCAN TEST DEVICE WITH OCTAL BUS TRANSCEIVERS

Deep-Dive with AI

Search across all available documentation for this part.

24-SOIC
Integrated Circuits (ICs)

SN74BCT8245ADWR

Active
Texas Instruments

IEEE STD 1149.1 (JTAG) BOUNDARY-SCAN TEST DEVICE WITH OCTAL BUS TRANSCEIVERS

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74BCT8245ADWR
Logic TypeScan Test Device with Bus Transceivers
Mounting TypeSurface Mount
Number of Bits8
Operating Temperature [Max]70 °C
Operating Temperature [Min]0 °C
Package / Case24-SOIC
Package / Case [custom]7.5 mm
Package / Case [custom]0.295 in
Supplier Device Package24-SOIC
Supply Voltage [Max]5.5 V
Supply Voltage [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 11.37
Digi-Reel® 1$ 11.37
Tape & Reel (TR) 2000$ 6.21
Texas InstrumentsLARGE T&R 1$ 9.03
100$ 7.88
250$ 6.08
1000$ 5.44

Description

General part information

SN74BCT8245A Series

The 'BCT8245A scan test devices with octal bus transceivers are members of the Texas Instruments SCOPETMtestability integrated-circuit family. This family of devices supports IEEE Standard 1149.1-1990 boundary scan to facilitate testing of complex circuit-board assemblies. Scan access to the test circuitry is accomplished via the 4-wire test access port (TAP) interface.

In the normal mode, these devices are functionally equivalent to the 'F245 and 'BCT245 octal bus transceivers. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device terminals or to perform a self test on the boundary-test cells. Activating the TAP in normal mode does not affect the functional operation of the SCOPETMoctal bus transceivers.

In the test mode, the normal operation of the SCOPETMoctal bus transceivers is inhibited and the test circuitry is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry can perform boundary-scan test operations as described in IEEE Standard 1149.1-1990.