Zenode.ai Logo
Beta
SOIC (D)
Integrated Circuits (ICs)

CD74HC191MT

Obsolete
Texas Instruments

HIGH SPEED CMOS LOGIC PRESETTABLE SYNCHRONOUS 4-BIT BINARY UP/DOWN COUNTERS

Deep-Dive with AI

Search across all available documentation for this part.

SOIC (D)
Integrated Circuits (ICs)

CD74HC191MT

Obsolete
Texas Instruments

HIGH SPEED CMOS LOGIC PRESETTABLE SYNCHRONOUS 4-BIT BINARY UP/DOWN COUNTERS

Technical Specifications

Parameters and characteristics for this part

SpecificationCD74HC191MT
Count Rate35 MHz
DirectionUp, Down
Logic TypeBinary Counter
Mounting TypeSurface Mount
Number of Bits per Element4
Number of Elements1
Operating Temperature [Max]125 °C
Operating Temperature [Min]-55 °C
Package / Case16-SOIC
Package / Case [x]0.154 in
Package / Case [y]3.9 mm
ResetAsynchronous
Supplier Device Package16-SOIC
TimingSynchronous
Trigger TypePositive Edge
Voltage - Supply [Max]6 V
Voltage - Supply [Min]2 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 1.59
10$ 1.42
25$ 1.35
100$ 1.11
Digi-Reel® 1$ 1.59
10$ 1.42
25$ 1.35
100$ 1.11
Tape & Reel (TR) 250$ 1.03
500$ 0.91
1250$ 0.72
2500$ 0.67
6250$ 0.64
12500$ 0.62
Texas InstrumentsSMALL T&R 1$ 1.37
100$ 0.93
250$ 0.72
1000$ 0.48

Description

General part information

SN74HC191 Series

The ’HC191 devices are 4-bit synchronous, reversible, up/down binary counters. Synchronous counting operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters.

The outputs of the four flip-flops are triggered on a low- to high-level transition of the clock (CLK) input if the count-enable (CTEN)\ input is low. A high at CTEN\ inhibits counting. The direction of the count is determined by the level of the down/up (D/U\) input. When D/U\ is low, the counter counts up, and when D/U\ is high, it counts down.

These counters feature a fully independent clock circuit. Change at the control (CTEN\ and D/U\) inputs that modifies the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter is dictated solely by the condition meeting the stable setup and hold times.