Zenode.ai Logo
Beta
NFBGA (ZCR)
Integrated Circuits (ICs)

ADS58H40IZCR

Active
Texas Instruments

QUAD-CHANNEL, 14-BIT, 250-MSPS RECEIVER AND FEEDBACK IC

Deep-Dive with AI

Search across all available documentation for this part.

NFBGA (ZCR)
Integrated Circuits (ICs)

ADS58H40IZCR

Active
Texas Instruments

QUAD-CHANNEL, 14-BIT, 250-MSPS RECEIVER AND FEEDBACK IC

Technical Specifications

Parameters and characteristics for this part

SpecificationADS58H40IZCR
ArchitecturePipelined
ConfigurationS/H-ADC
Data InterfaceLVDS - Parallel
FeaturesSimultaneous Sampling
Input TypeDifferential
Mounting TypeSurface Mount
Number of A/D Converters2
Number of Bits14
Number of Inputs4
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case144-LFBGA
Ratio - S/H:ADC1:1
Reference TypeInternal
Sampling Rate (Per Second)250 M
Supplier Device Package144-NFBGA (10x10)
Voltage - Supply, Analog [Max]3.45 V, 2 V
Voltage - Supply, Analog [Min]3.15 V, 1.8 V
Voltage - Supply, Digital [Max]2 V
Voltage - Supply, Digital [Min]1.7 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTray 184$ 242.22
Texas InstrumentsJEDEC TRAY (10+1) 1$ 215.65
100$ 195.20
250$ 189.63
1000$ 185.91

Description

General part information

ADS58H40 Series

The ADS58H40 is a high-linearity, quad-channel, 14-bit, 250-MSPS analog-to-digital converter (ADC). The four ADC channels are separated into two blocks with two ADCs each. Each block can be individually configured into three different operating modes. One operating mode includes the implementation of the SNRBoost3G+signal processing technology to provide high signal-to-noise ratio (SNR) in a band up to 90 MHz wide with only 11-bit resolution. Designed for low power consumption and high spurious-free dynamic range (SFDR), the ADC has low-noise performance and outstanding SFDR over a large input frequency range.

The ADS58H40 is a high-linearity, quad-channel, 14-bit, 250-MSPS analog-to-digital converter (ADC). The four ADC channels are separated into two blocks with two ADCs each. Each block can be individually configured into three different operating modes. One operating mode includes the implementation of the SNRBoost3G+signal processing technology to provide high signal-to-noise ratio (SNR) in a band up to 90 MHz wide with only 11-bit resolution. Designed for low power consumption and high spurious-free dynamic range (SFDR), the ADC has low-noise performance and outstanding SFDR over a large input frequency range.