DS90CF384AMTDX/NOPB
Active+3.3V LVDS RECEIVER 24-BIT FLAT PANEL DISPLAY (FPD) LINK - 65MHZ
Deep-Dive with AI
Search across all available documentation for this part.
DS90CF384AMTDX/NOPB
Active+3.3V LVDS RECEIVER 24-BIT FLAT PANEL DISPLAY (FPD) LINK - 65MHZ
Technical Specifications
Parameters and characteristics for this part
| Specification | DS90CF384AMTDX/NOPB |
|---|---|
| Mounting Type | Surface Mount |
| Package / Case | 6.1 mm |
| Package / Case | 0.24 in |
| Package / Case | 56-TFSOP |
| Supplier Device Package | 56-TSSOP |
| Voltage - Supply [Max] | 3.6 V |
| Voltage - Supply [Min] | 3 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 4.80 | |
| 10 | $ 4.32 | |||
| 25 | $ 4.08 | |||
| 100 | $ 3.54 | |||
| 250 | $ 3.35 | |||
| 500 | $ 3.01 | |||
| Digi-Reel® | 1 | $ 4.80 | ||
| 10 | $ 4.32 | |||
| 25 | $ 4.08 | |||
| 100 | $ 3.54 | |||
| 250 | $ 3.35 | |||
| 500 | $ 3.01 | |||
| Tape & Reel (TR) | 1000 | $ 2.54 | ||
| 2000 | $ 2.41 | |||
| Texas Instruments | LARGE T&R | 1 | $ 3.30 | |
| 100 | $ 2.69 | |||
| 250 | $ 2.12 | |||
| 1000 | $ 1.79 | |||
Description
General part information
DS90CF384AQ-Q1 Series
The DS90CF384A receiver converts the four LVDS data streams (Up to 1.8 Gbps throughput or 227 Megabytes/sec bandwidth) back into parallel 28 bits of CMOS/TTL data (24 bits of RGB and 4 bits of Hsync, Vsync, DE and CNTL). Also available is the DS90CF364A that converts the three LVDS data streams (Up to 1.3 Gbps throughput or 170 Megabytes/sec bandwidth) back into parallel 21 bits of CMOS/TTL data (18 bits of RGB and 3 bits of Hsync, Vsync and DE). Both Receivers' outputs are Falling edge strobe. A Rising edge or Falling edge strobe transmitter (DS90C383A/DS90C363A) will interoperate with a Falling edge strobe Receiver without any translation logic.
The DS90CF384A / DS90CF364A devices are enhanced over prior generation receivers and provided a wider data valid time on the receiver output.
This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.
Documents
Technical documentation and resources
