
MK1574-01SLFTR
ObsoleteFRAME RATE COMMUNICATIONS PLL
Deep-Dive with AI
Search across all available documentation for this part.

MK1574-01SLFTR
ObsoleteFRAME RATE COMMUNICATIONS PLL
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | MK1574-01SLFTR |
|---|---|
| Differential - Input:Output | False |
| Divider/Multiplier | No |
| Divider/Multiplier | Yes |
| Frequency - Max [Max] | 8 kHz |
| Input | Clock |
| Mounting Type | Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature [Max] | 70 °C |
| Operating Temperature [Min] | 0 °C |
| Output | CMOS |
| Package / Case | 16-SOIC |
| Package / Case [x] | 0.154 in |
| Package / Case [y] | 3.9 mm |
| PLL | True |
| Ratio - Input:Output [custom] | 1:3 |
| Supplier Device Package | 16-SOIC |
| Type | Clock/Frequency Synthesizer |
| Voltage - Supply [Max] | 3.6 V |
| Voltage - Supply [Min] | 3 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
Description
General part information
MK1574-01 Series
The MK1574-01 is a Phase-Locked Loop (PLL) based clock synthesizer, which accepts an 8 kHz clock input as a reference, and generates many popular communications frequencies. All outputs are frequency locked together and to the input. This allows for the generation of locked clocks to the 8 kHz backplane clock, simplifying clock generation and distribution in communications systems.
Documents
Technical documentation and resources